


Signal Names Used on 505 Board Signal Name Description AØ-A15 Address lines 0 through 15 **A**4 Inverted address bit 4 from BUS (low true) All baud rates shown will be the actual values output #BAUD . from the ACIA in the + 16 mode (actual signal (HZ)= 16 X #BAUD shown.) (ex. 1200 baud line = 19.2 KHz) BDØ-BD7 Buffered data lines 0 through 7 on the BUS. BRG Baud rate input to ACIA (UID) CLKIN Input for CPU clock circuit. The CPU (6502) will run at 1/2 or 1/4 of the frequency connected to "CLKIN" dependent on state of WAIT signal. CLR Clear real time clock divider (Address = C020) (low true) CNT Input signal for real time clock CSFL Chip select to floppy interface (Address = COXX) CSP Chip select (Address F7XX) for user PIA (low true) CSS Chip select (Address FCXX) for printer (low true) DD Data direction DD Not data direction. To be used only when the 505 board is being used only as an I/O board DØ-D7 Data lines 0 through 7 IØ2VMA Buffered internal 02VMA signal IRQ Interrupt request (low true) IRW Buffered internal Read/Write signal #MHZ Actual frequency of the signal NMI Non-maskable interrupt (low true) Ø2VMA RES Reset for CPU and PIA's (low true) R/W Read/Write signal on the BUS TXCLK Transmit clock for floppy interface UCA₂ CA2 pin on user PIA, U3F, (6820) (Address - F700).


This signal is used to force WAIT state in "GT" machines. Low enables "GT" speed.

V-Negative DC voltage from DC to DC converter ٧+ Positive DC voltage from DC to DC converter


WAIT Wait for BUS line. A low signal enables slow speed. 125KHZ 125 KHZ from real time clock divider. Used for mini-

floppy.






FRONT VIEW OF 505 REV B BOARD





REAR VIEW OF 505 REV B BOARD



DETAIL A

DETAIL A-1





SERIAL SYSTEM MODIFICATIONS REAR VIEW DETAIL C -1