4096-BIT (4096-WORD BY 1-BIT) STATIC RAM

DESCRIPTION

This is a family of 4096-word by 1-bit static RAMs, fabricated with the N-channel silicon-gate MOS process and designed for simple interfacing. They operate with a single 5V supply, as does TTL, and are directly TTL-compatible.

FEATURES

Parameter	M5T 4044 P,S-20	M5T 4044 P.S-30	M5T 4044 P.S-45		
Access time (max)	200ns	300ns	450ns		
Cycle time (min)	200ns	300ns	450ns		

- Low power dissipation: 50μw/bit (typ)
- Single 5V supply (±10% tolerance)
- Requires no clocks or refreshing
- All inputs and outputs are directly TTL-compatible
- All outputs are three-state and have OR-tie capability
- Simple memory expansion by chip-select (CS) input
- Interchangeable with TI's TMS4044 in pin configuration and electrical characteristics

APPLICATION


Small-capacity memory units

FUNCTION

These devices are very convenient to use, as they feature static circuits which require neither external clocks nor refreshing, and all inputs and outputs are directly compatible with TTL.


During a write cycle, when a location is designated by address signals $A_0 \sim A_{1.1}$ and the R/W signal goes low, the D_{1N} signal data at that time is written.

During a read cycle, when the R/W signal goes high



and a location is designated by address signals $A_0 \sim A_{11}$, the data of the designated address is available at the Dout terminals.

When signal \overline{CS} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other output terminals.





4096-BIT (4096-WORD BY 1-BIT) STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Conditions	Limits	Unit	
Voc	Supply voltage			-0.5~7	V	
Vi	Input voltage		With respect to GND	-0.5~7	V	
Vo	Output voltage			-0.5~7	V	
		M5T 4044P		Ta=25℃	700	m W
Pd	Maximum power dissipation M5T 4044S		Ta=25℃	1000	mW	
Topr	Operating free-air ambient temperat	ure range		0~70	τ	
- C	M5T 4044P		-40~125	°C		
Tstg	Storage temperature range M5T 4044S			−65~150	۳	

RECOMMENDED OPERATING CONDITIONS (Ta = 0 ~ 70 °C, unless otherwise noted)

Symbol	Parameter		Units		
Sylfidol	raiameter	Min	Nom	Max	Units
Vcc	Supply voltage	4.5	5	5.5	٧
VIL	Low-level input voltage	-0.5		0.8	V
Vih	High-level input voltage	2		Vcc	V

ELECTRICAL CHARACTERISTICS ($Ta = 0 \sim 70 \, \text{°C}$, $V_{CC} \approx 5 V \pm 10 \, \%$, unless otherwise noted)

Symbol	Parameter Test conditions High-level input voltage					
		Min	Typ	Max	Unit	
			2		Vcc	V
VIL	Low-level input voltage		-0.5		0.8	V
Vон	High-level output voltage	$I_{OH} = -200 \mu A$, $V_{CC} = 4.5 V$	2.4			V
Voн	High-level output voltage	$I_{OH} = -1.0 \text{mA}$. $V_{CC} = 4.75 \text{V}$				V
VoL	Low-level output voltage	I _{OL} = 2.1mA			0.4	V
II.	Input current	V ₁ = 0 ~ 5.5V			10	μΑ
lozh	Off-state high-level output current	$V_1(\overline{CS}) = 2V$, $V_0 = 2.4V \sim V_{CC}$			10	μА
lozL	Off-state low-level output current	$V_1(\overline{CS}) = 2V, V_0 = 0.4V$			- 10	μА
lcc	Supply current from V _{CC}	$V_1 = 5.5V$, (all inputs), output open. $Ta = 25^\circ$	°C 40		65	mA
Ci	Input capacitance, all inputs	$V_1 = GND$, $V_1 = 25mVrms$, $f = 1MHz$		3	5	рF
Co	Output capacitance	V ₀ =GND, V ₀ = 25mVrms, f = 1MHz		5	8	pF

Note 1: Current flowing into an IC is positive; out is negative.

TIMING REQUIREMENTS (For Write Cycle) ($T_a = 0 \sim 70 \, \text{C}$, $V_{CC} = 5 \text{V} \pm 10 \, \text{\%}$, unless otherwise noted) (Note 2)

Symbol		M5T 4044P-20,S-20 Limits			M5T 4044P-30,S-30		M5T 4044P-45,S-45 Limits			Unit	
	Parameter				Limits						
		Min	Тур	Max	Min	Тур	Max	Mın	Тур	Max	
to(wn)	Write cycle time	200			300			450			ns
t _{SU(AD)}	Address setup time with respect to write pulse	0			0			0			ns
tw(wR)	Write pulse width	120			150			200			ns
twr	Write recovery time	0			0			0			ns
t _{SU(DA)}	Data setup time	120			150		-	200			ns
th(DA)	Data hold time	0			0			0			ns
t _{su(čs)}	Chip select setup time	120			150			200			ns
t _{PXZ(WR)}	Output disable time with respect to write pulse			40			80			100	ns


SWITCHING CHARACTERISTICS (For Read Cycle) ($Ta = 0 \sim 70\%$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted) (Note 2)

Symbol	Parameter	M5T 4	M5T 4044P-20,S-20 Limits			M5T 4044P-30,S-30		M5T 4044P-45,S-45			
						Limits			Limits		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{c(RD)}	Read cycle time	200			300			450	_		ns
ta(AD)	Address access time			200			300			450	ns
ta(CS)	Chip select access time			70			100			100	ns
t _{PXZ} (CS)	Output disable time with respect to chip select			40			80			100	ns
tdv(AD)	Data valid time with respect to address	50			50			50			ns




4096-BIT (4096-WORD BY 1-BIT) STATIC RAM

TIMING DIAGRAMS Read Cycle



Write Cycle



Note: 2 Test conditions

Input pulse level 0.8 \sim 2 V Input pulse rise time 20ns Input pulse fall time 20ns Reference level Input 1.5 V Output 1.5 V Load = 1TTL, $C_L = 100 \, pF$

Note 3: Hatching indicates the state is don't care.







4096-BIT (4096-WORD BY 1-BIT) STATIC RAM

TYPICAL CHARACTERISTICS


NORMALIZED ACCESS TIME VS. SUPPLY VOLTAGE




NORMALIZED ACCESS TIME VS. OUTPUT LOAD CAPACITANCE



OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE



OUTPUT SOURCE CURRENT VS.



TYPICAL APPLICATION (for 8K-Byte Memory System)

This circuit is designed for a separate data bus application; if a common data bus application is required, the output

and input can be tied.

