
Digital Logic Design Quiz 08 2024/05/28

姓名: 學號: 系級:

- 1. Design a 4-bit synchronous binary counter using four D flip-flops that counts from 13 to 2 and then restarts. Provide the following:
 - a. State diagram (10%)
 - b. State table (30%)
 - c. Equation (60%)

State diagram



State table

PS				NS			
A ₃	A_2	A ₁	A_0	D_3	D_2	D_1	D_0
0	0	0	0	X	X	X	Х
0	0	0	1	X	X	X	X
0	0	1	0	1	1	0	1
0	0	1	1	0	0	1	0
0	1	0	0	0	0	1	1
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	1
0	1	1	1	0	1	1	0
1	0	0	0	0	1	1	1
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	0
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

Equation

