



2025/10/23

實驗七

姓名：林承羿

學號：01257027

班級：資工 3A

E-mail：lanLin6225@gmail.com

※注意



1. 繳交時一律轉 **PDF** 檔
2. 繳交期限為下周上課前
3. 一人繳交一份
4. 檔名請按照作業檔名格式進行填寫，未依照格式不予批改
5. 檔名範例：學號_姓名_**HW7**

1、立即數定址

●實驗說明：

1. 完成下圖架構，Program_Rom 已提供

●系統硬體架構方塊圖（接線圖）：



- 系統架構程式碼、測試資料程式碼與程式碼說明
截圖請善用 **win+shift+S**

```

myalu.sv > myalu
1  `include "mydefine.sv"
2  module myalu (
3      input logic [3:0] op,
4      input logic [31:0] alu_a,
5      input logic [31:0] alu_b,
6      output logic [31:0] alu_out
7  );
8      always_comb begin
9          unique case (op)
10             `ALUOP_ADD : alu_out = alu_a + alu_b;
11             `ALUOP_SUB : alu_out = $signed(alu_a) - $signed(alu_b);
12             `ALUOP_AND : alu_out = alu_a & alu_b;
13             `ALUOP_OR : alu_out = alu_a | alu_b;
14             `ALUOP_XOR : alu_out = alu_a ^ alu_b;
15             `ALUOP_A : alu_out = alu_a;
16             `ALUOP_A_ADD_4 : alu_out = alu_a + 4;
17             `ALUOP_LTU : alu_out = alu_a < alu_b;
18             `ALUOP_LT : alu_out = $signed(alu_a) < $signed(alu_b);
19             `ALUOP_SLL : alu_out = alu_a << alu_b[4:0];
20             `ALUOP_SRL : alu_out = alu_a >> alu_b[4:0];
21             `ALUOP_SRA : alu_out = $signed(alu_a) >>> alu_b[4:0];
22             `ALUOP_B : alu_out = alu_b;
23             default : alu_out = alu_a;
24          endcase
25      end
26  endmodule

```

這是今天上課刻的 ALU。

```

mydefine.sv > ...
1  `define I_NOP 32'h13
2
3  `define Opcode_I 7'b0010011
4
5  // alu operation
6  `define ALUOP_ADD 4'h0
7  `define ALUOP_SUB 4'h1
8  `define ALUOP_AND 4'h2
9  `define ALUOP_OR 4'h3
10 `define ALUOP_XOR 4'h4
11 `define ALUOP_A 4'h5
12 `define ALUOP_A_ADD_4 4'h6
13 `define ALUOP_LTU 4'h7
14 `define ALUOP_LT 4'h8
15 `define ALUOP_SLL 4'h9
16 `define ALUOP_SRL 4'hA
17 `define ALUOP_SRA 4'hB
18 `define ALUOP_B 4'hC
19
20 // function 3
21 `define F_ADDI 3'b000
22 `define F_SLTI 3'b010
23 `define F_SLTIU 3'b011
24 `define F_XORI 3'b100
25 `define F_ORI 3'b110
26 `define F_ANDI 3'b111
27 `define F_SLLI 3'b001
28 `define F_SRLI_SRAI 3'b101
29
30 // function 7
31 `define F7_SRLI 7'b0000000
32 `define F7_SRAI 7'b0100000

```

這是今天所用的所有 Define

```

Program_Rom.sv > Program_Rom
1  `timescale 1ns/100ps
2  module Program_Rom(
3      input  logic [31:0] Rom_addr,
4      output logic [31:0] Rom_data
5  );
6      always_comb begin
7          case (Rom_addr)
8              32'h0 : Rom_data = 32'h00100093; //addi x1, x0, 1
9              32'h4 : Rom_data = 32'h00300113; //addi x2, x0, 3
10             32'h8 : Rom_data = 32'hffb00193; //addi x3, x0, -5
11             32'hc : Rom_data = 32'hffa0a593; //slti x11, x1, -6
12             32'h10 : Rom_data = 32'hffa0b613; //sltiu x12, x1, -6
13             32'h14 : Rom_data = 32'h7ff0fa13; //andi x20, x1, 2047
14             32'h18 : Rom_data = 32'h44216a93; //ori x21, x2, 1090
15             32'h1c : Rom_data = 32'h3201cb13; //xori x22, x3, 800
16             32'h20 : Rom_data = 32'h00109f93; //slli x31, x1, 1
17             32'h24 : Rom_data = 32'h0021df13; //srli x30, x3, 2
18             32'h28 : Rom_data = 32'h4041de93; //srai x29, x3, 4
19             default: Rom_data = 32'h00000013; //NOP
20          endcase
21      end
22  endmodule

```

這是作業用到的 Program_Rom

```
Reg_file.sv > Reg_file
1  `timescale 1ns/100ps
2  module Reg_file(
3      input  logic clk,
4      input  logic rst,
5      input  logic write_regf_en,
6      input  logic [4:0] addr_rd,
7      input  logic [4:0] addr_rs1,
8      input  logic [4:0] addr_rs2,
9      input  logic [31:0] rd_value,
10
11     output logic [31:0] rs1_value,
12     output logic [31:0] rs2_value
13 );
14
15     logic [31:0] regs[0:31];
16     logic addr_rd_not_0;
17     integer i;
18
19     assign addr_rd_not_0 = |addr_rd;
20
21     assign rs1_value = regs[addr_rs1];
22     assign rs2_value = regs[addr_rs2];
23
24     always_ff@(posedge clk)
25     begin
26         if(rst) begin
27             for(i = 0; i < 32; i = i+1) begin:rst_keywords
28                 regs[i] <= 0;
29             end
30         end
31         else begin
32             // Write
33             if (write_regf_en && addr_rd_not_0)
34                 regs[addr_rd] <= #1 rd_value;
35         end
36     end
37
38 endmodule
```

這是 Reg_file

INST_DEC.sv > ...

```
1  `include "mydefine.sv"
2  module INST_DEC (
3      input logic [31:0] inst_r,
4      output logic [6:0] funct7_, opcode_,
5      output logic [4:0] addr_rs1_, addr_rs2_, addr_rd_,
6      output logic [2:0] funct3_,
7      output logic [31:0] imm_
8  );
9      assign opcode_ = inst_r[6:0];
10     assign addr_rd_ = inst_r[11:7];
11     assign funct3_ = inst_r[14:12];
12     assign addr_rs1_ = inst_r[19:15];
13     assign addr_rs2_ = inst_r[24:20];
14     assign funct7_ = inst_r[31:25];
15
16     logic [31:0] IMM_I;
17     assign IMM_I = {{20{inst_r[31]}}, inst_r[31:20]};
18     always_comb begin
19         unique case (opcode_)
20             `Opcode_I: imm_ = IMM_I;
21         endcase
22     end
23
24 endmodule
```

這是 INST_DEC

controller.sv > ...

```
1  `include "mydefine.sv"
2  `timescale 1ns/100ps
3  module controller (
4      input logic [6:0] funct7_, opcode_,
5      input logic rst, clk,
6      input logic [2:0] funct3_,
7      output logic flush_IFID_, flush_IDEX_, rst_pc_, sel_pc_, write_regf_en_,
8      output logic [3:0] op_
9  );
10     typedef enum {s0, s1, s2} fsm_state;
11     fsm_state ps, ns;
12
13     always_ff @(posedge clk) begin
14         if (rst) begin
15             ps <= #1 s0;
16         end
17         else begin
18             ps <= #1 ns;
19         end
20     end
```

```

22     always_comb begin
23         rst_pc_ = 0;
24         sel_pc = 0;
25         flush_IFID_ = 0;
26         flush_IDEX_ = 0;
27         write_regf_en_ = 0;
28         ns = ps;
29         op_ = `ALUOP_ADD;
30         unique case (ps)
31             s0: begin
32                 flush_IFID_ = 1;
33                 flush_IDEX_ = 1;
34                 rst_pc_ = 1;
35                 ns = s1;
36             end
37             s1: begin
38                 flush_IFID_ = 1;
39                 flush_IDEX_ = 1;
40                 rst_pc_ = 1;
41                 ns = s2;
42             end
43             s2: begin
44                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_ADDI)) begin
45                     op_ = `ALUOP_ADD;
46                     write_regf_en_ = 1;
47                 end
48                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_SLTI)) begin
49                     op_ = `ALUOP_LT;
50                     write_regf_en_ = 1;
51                 end
52                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_SLTIU)) begin
53                     op_ = `ALUOP_LTU;
54                     write_regf_en_ = 1;
55                 end
56                 if (output_logic [3:0] op_ & (funct3_ == `F_ANDI)) begin
57                     op_ = `ALUOP_AND;
58                     write_regf_en_ = 1;
59                 end
60                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_ORI)) begin
61                     op_ = `ALUOP_OR;
62                     write_regf_en_ = 1;
63                 end
64                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_XORI)) begin
65                     op_ = `ALUOP_XOR;
66                     write_regf_en_ = 1;
67                 end
68                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_SLLI)) begin
69                     op_ = `ALUOP_SLL;
70                     write_regf_en_ = 1;
71                 end
72                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_SRLI_SRAI) && (funct7_ == `F7_SRLI)) begin
73                     op_ = `ALUOP_SRL;
74                     write_regf_en_ = 1;
75                 end
76                 if ((opcode_ == `Opcode_I) && (funct3_ == `F_SRLI_SRAI) && (funct7_ == `F7_SRAI)) begin
77                     op_ = `ALUOP_SRA;
78                     write_regf_en_ = 1;
79                 end
80             end
81         endcase
82     end
83 endmodule

```

這是 controller，以 opcode, funct3_, funct7_ 控制做出的動作。


```
mycpu.sv > mycpu
1  `include "mydefine.sv"
2  module mycpu(
3      input logic clk, rst
4  );
5      logic rst_pc_;
6      logic [31:0] pc, pc_next, pc_r;
7      assign pc_next = pc+4;
8      always_ff @(posedge clk) begin
9          if (rst|rst_pc_) begin
10             pc <= 0;
11         end
12         else begin
13             pc <= pc_next;
14         end
15     end
16
17     logic [31:0] inst_;
18     // promgram rom
19     Program_Rom myprogram_rom (
20         // in
21         .Rom_addr (pc),
22         // out
23         .Rom_data (inst_)
24     );
```

```
25
26 // pipe 1 IF_ID
27 logic flush_IFID_;
28 logic [31:0] inst_r;
29 assign rst_or_flush_IFID_ = rst | flush_IFID_;
30 always_ff @(posedge clk) begin
31     if (rst_or_flush_IFID_) begin
32         inst_r <= `I_NOP;
33         pc_r <= 0;
34     end
35     else begin
36         inst_r <= inst_;
37         pc_r <= pc;
38     end
39 end
40
41 // INST_DEC
42 logic [6:0] funct7_, opcode_;
43 logic [4:0] addr_rs1_, addr_rs2_, addr_rd_;
44 logic [2:0] funct3_;
45 logic [31:0] imm_;
46 INST_DEC myinst_dec (
47     .inst_r (inst_r),
48     .funct7_ (funct7_),
49     .opcode_ (opcode_),
50     .addr_rs1_ (addr_rs1_),
51     .addr_rs2_ (addr_rs2_),
52     .addr_rd_ (addr_rd_),
53     .funct3_ (funct3_),
54     .imm_ (imm_)
55 );
```

```

56
57 // Reg file
58 logic write_regf_en_r;
59 logic [4:0] addr_rd_r;
60 logic [31:0] rd_value_, rs1_value, rs2_value;
61 Reg_file myreg (
62     .clk (clk),
63     .rst (rst),
64     .write_regf_en (write_regf_en_r),
65     .addr_rd (addr_rd_r),
66     .addr_rs1 (addr_rs1_),
67     .addr_rs2 (addr_rs2_),
68     .rd_value (rd_value_),
69     .rs1_value (rs1_value),
70     .rs2_value (rs2_value)
71 );
72 logic flush_IDEX_;
73 // controller
74 logic sel_pc;
75 logic [3:0] op_, op_r;
76 logic write_regf_en_;
77 controller mycontroller(
78     // in
79     .funct7_ (funct7_),
80     .opcode_ (opcode_),
81     .rst (rst),
82     .clk (clk),
83     .funct3_ (funct3_),
84     // out
85     .write_regf_en_ (write_regf_en_),
86     .flush_IFID_ (flush_IFID_),
87     .flush_IDEX_ (flush_IDEX_),
88     .rst_pc_ (rst_pc_),
89     .sel_pc (sel_pc),
90     .op_ (op_)
91 );

```


```

93 // pipe 2 ID_EX
94
95 assign rst_or_flush_IDEX_ = rst | flush_IDEX_;
96 logic [31:0] imm_r, rs1_value_r, rs2_value_r;
97 always_ff @(posedge clk) begin
98     if (rst_or_flush_IDEX_) begin
99         write_regf_en_r <= 0;
100         addr_rd_r <= 0;
101         imm_r <= 0;
102         rs1_value_r <= 0;
103         rs2_value_r <= 0;
104         op_r <= 0;
105     end
106     else begin
107         write_regf_en_r <= write_regf_en_;
108         addr_rd_r <= addr_rd_;
109         imm_r <= imm_;
110         rs1_value_r <= rs1_value;
111         rs2_value_r <= rs2_value;
112         op_r <= op_;
113     end
114 end
115
116 // alu
117 myalu alu_1 (
118     .op (op_r),
119     .alu_a (rs1_value_r),
120     .alu_b (imm_r),
121     .alu_out (rd_value_)
122 );
123 endmodule

```

這是 RISC-V 架構

●模擬結果與結果說明：



●結論與心得：

經過此次的實驗，我學到了如何指定運行動作，也更了解 RISC-V 的立即值運作。