

數位系統設計作業

HW7

學號: 01257027 | 姓名: 林承羿

前置作業：

下列圖片為在執行最後包裝前應該撰寫的各自功能，即指定 sw = 00、01、10、11 該做的事情，以下照片順序也依照功能順序編排。

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity add is
6      port(
7          X:in std_logic_vector(3 downto 0);
8          Y:in std_logic_vector(3 downto 0);
9          Q:out std_logic_vector(7 downto 0)
10     );
11 end add;
12
13 architecture add of add is
14 begin
15     Q <= ("0000" & X) + ("0000" & Y);    -- 兩來源相加，補上正確位數的零以符合結果
16 end add;
```

實現當 sw = 00 應該為加法

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity FA_nbit is
6     generic(number : integer range 1 to 32 := 3);
7     port(
8         A:in std_logic_vector(number-1 downto 0);
9         B:in std_logic_vector(number-1 downto 0);
10        cin:in std_logic;
11        Q:out std_logic_vector(number-1 downto 0);
12        cout:out std_logic
13    );
14 end FA_nbit;
15
16 architecture FA_nbit of FA_nbit is
17     signal tmp :std_logic_vector(number downto 0); -- 比結果多 1bit，存放家完的進位
18 begin
19
20     tmp <= ('0' & A) + B + cin; -- 乘法每列結果相加需考慮上方列補零，對其下方列。(上方列LSB為答案LSB)
21     Q <= tmp(number-1 downto 0);
22     cout <= tmp(number); -- 存入進位
23
24
25 end FA_nbit;

```

實現當 (sw = 01、10、11) or (按下按鈕二) 應該為乘法。

上圖為定義每列結果如何相加。下圖為實現多 bits 乘法電路。

```

1 library IEEE;
2 use IEEE.Std_Logic_1164.All;
3 use IEEE.Std_Logic_Arith.All;
4 use IEEE.Std_Logic_Unsigned.All;
5 entity Mult_m is
6     generic(number:integer range 1 to 32 :=4);
7     port(
8         X:in std_logic_vector(number-1 downto 0);
9         Y:in std_logic_vector(number-1 downto 0);
10        Ans:out std_logic_vector(2*number-1 downto 0));
11 end Mult_m;
12
13 architecture Behavioral of Mult_m is
14     type MultRow is array(0 to number-1) of std_logic_vector(number-1 downto 0);
15     type AddUp is array(0 to number-2) of std_logic_vector(number downto 0);
16     signal multRow: MultRow := (others => (others => '0'));
17     signal addUp: AddUp := (others => (others => '0'));
18     signal tmpstd_logic_vector(number-1 downto 0);
19     component FA_nbit is
20         generic(number:integer range 1 to 32);
21         port(
22             A:in std_logic_vector(number-1 downto 0);
23             B:in std_logic_vector(number-1 downto 0);
24             cin:in std_logic;
25             Q:out std_logic_vector(number-1 downto 0);
26             cout:out std_logic
27         );
28     end component;
29 begin
30     process(X, Y)
31     begin
32         for i in 0 to (number-1) loop
33             for j in 0 to (number-1) loop
34                 multRow(i)(j) <= X(j) and Y(i);
35             end loop;
36         end loop;
37     end process;
38     for i in 0 to number-2 generate
39         tmp <= ('0' & multRow(i)(number-1 downto 1));
40         FA_nbit generic map(number) port map(tmp, multRow(i+1), '0', addUp(i)(number-1 downto 0), addUp(i)(number));
41         ans generate [i]();
42     end generate [i]();
43     if (i > 0) and (i < number-1) generate
44         FA_nbit generic map(number) port map(addUp(i-1)(number downto 1), multRow(i+1), '0', addUp(i)(number-1 downto 0), addUp(i)(number));
45         ans generate [i]();
46     end generate [i]();
47     if i = number-2 generate
48         FA_nbit generic map(number) port map(addUp(i-1)(number downto 1), multRow(i+1), '0', Ans(2*number-2 downto number-1), Ans(2*number-1));
49         ans generate [i]();
50     end generate [i]();
51     Ans(0) <= multRow(0)(0);
52     process(addUp)
53     begin
54         for i in 1 to (number-2) loop
55             Ans(i) <= addUp(i-1)(0);
56         end loop;
57     end process;
58 end Behavioral;

```

```

1  library ieee;
2  use ieee.std_logic_unsigned.all;
3  use ieee.std_logic_1164.all;
4
5
6  entity digits is
7  port(
8      BIN:in integer range 0 to 9999;
9      num3: out integer range 0 to 9;
10     num2: out integer range 0 to 9;
11     num1: out integer range 0 to 9;
12     num0: out integer range 0 to 9
13 );
14
15 end digits;
16
17 architecture digits of digits is
18 begin
19
20     num3 <= BIN /1000;           -- 算出千位數
21     num2 <= (BIN /100) mod 10;  -- 算出百位數
22     num1 <= (BIN /10) mod 10;   -- 算出十位數
23     num0 <= BIN mod 10;         -- 求出個位數
24
25
26 end digits;

```

在做七段顯示器步驟前，需決定每位數應該顯示什麼數字

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity decoder_7seg is
6      PORT(
7          BCD:in std_logic_vector(3 downto 0);
8          HEX:out std_logic_vector(6 downto 0)
9      );
10 end decoder_7seg;
11
12 architecture decoder_7seg of decoder_7seg is
13 begin
14
15     HEX <= "1000000" when BCD = 0 else          -- 根據七段顯示器的排列 (0為暗，1為亮)，顯示出人眼方便識別的數字
16           "1111001" when BCD = 1 else
17           "0100100" when BCD = 2 else
18           "0110000" when BCD = 3 else
19           "0011001" when BCD = 4 else
20           "0010010" when BCD = 5 else
21           "0000010" when BCD = 6 else
22           "1111000" when BCD = 7 else
23           "0000000" when BCD = 8 else
24           "0010000" when BCD = 9 else
25           "1111111";                          -- 不會用到，但符合語法要求
26 end decoder_7seg;

```

接收到數值，轉成規定格式以符合七段顯示器表示的樣子

第一題 (不含 BUTTON2)

程式碼

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity mul_nbit_hex is
7      PORT(
8          X:in std_logic_vector(3 downto 0);
9          Y:in std_logic_vector(3 downto 0);
10         sw:in std_logic_vector(1 downto 0);
11         bt, bt2:in std_logic;
12         HEX0,HEX1,HEX2,HEX3:out std_logic_vector(6 downto 0)
13     );
14 end mul_nbit_hex;
15
16 architecture mul_nbit_hex of mul_nbit_hex is
17
18     component mul_nn is
19         generic(number :integer range 1 to 32);
20         PORT(
21             X:in std_logic_vector(number-1 downto 0);
22             Y:in std_logic_vector(number-1 downto 0);
23             Ans:out std_logic_vector(2*number-1 downto 0)
24         );
25     end component;
26
27     component digits is
28     port(
29         BIN:in integer range 0 to 9999;
30         num3: out integer range 0 to 9;
31         num2: out integer range 0 to 9;
32         num1: out integer range 0 to 9;
33         num0: out integer range 0 to 9
34     );
35
36     end component;
37
38     component add is
39     port(
40         X:in std_logic_vector(3 downto 0);
41         Y:in std_logic_vector(3 downto 0);
42         Q:out std_logic_vector(7 downto 0)
43     );
44     end component;
45
46     component decoder_7seg is
47     PORT(
48         BCD:in std_logic_vector(3 downto 0);
49         HEX:out std_logic_vector(6 downto 0)
50     );
51     end component;
52
53
54     type INT_array is Array (0 to 3) of integer range 0 to 9;
55     type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
56     signal num,num1,num2: INT_array;
57     signal P, f0, f1, f2, f3:std_logic_vector(7 downto 0);
58     signal f4:std_logic_vector(15 downto 0);
59     signal show:LOGIC_array;
60
```

-- 資料來源
-- 資料來源
-- bt 為基本題按鈕，bt2 為加法題按鈕
-- 七段顯示器結果
-- 存放乘法每位數轉換的整數
-- 存放運算結果
-- 8 bits * 8 bits = 16 bits
-- 存放待轉換七段顯示器的數值


```

61 begin
62
63     FUN0: add port map(X, Y, f0);
64     FUN1: mul_nn_generic map(4) port map(X, Y, f1);
65     FUN2: mul_nn_generic map(4) port map(X, X, f2);
66     FUN3: mul_nn_generic map(4) port map(Y, Y, f3);
67     FUN4: mul_nn_generic map(8) port map(f2, f3, f4);
68
69     process(sw, bt2)
70     begin
71         if (bt2 = '0') then
72             p <= f4(7 downto 0);
73         else
74             if (sw = "00") then
75                 p <= f0;
76             elsif (sw = "01") then
77                 p <= f1;
78             elsif (sw = "10") then
79                 p <= f2;
80             elsif (sw = "11") then
81                 p <= f3;
82             end if;
83         end if;
84     end process;
85
86     U2:digits port map(Conv_integer(P),num(3),num(2),num(1),num(0));
87
88     U3:digits port map(Conv_integer(X),num1(3),num1(2),num1(1),num1(0));
89     U4:digits port map(Conv_integer(Y),num2(3),num2(2),num2(1),num2(0));
90
91     show(0) <= conv_std_logic_vector(num(0),4) when (bt = '0') or (bt2 = '0') else
92         conv_std_logic_vector(num1(0),4);
93
94     show(1) <= conv_std_logic_vector(num(1),4) when (bt = '0') or (bt2 = '0') else
95         conv_std_logic_vector(num1(1),4);
96
97     show(2) <= conv_std_logic_vector(num(2),4) when (bt = '0') or (bt2 = '0') else
98         conv_std_logic_vector(num2(0),4);
99
100    show(3) <= conv_std_logic_vector(num(3),4) when (bt = '0') or (bt2 = '0') else
101        conv_std_logic_vector(num2(1),4);
102
103    HEX0_part:decoder_7seg port map(show(0),HEX0);
104    HEX1_part:decoder_7seg port map(show(1),HEX1);
105    HEX2_part:decoder_7seg port map(show(2),HEX2);
106    HEX3_part:decoder_7seg port map(show(3),HEX3);
107
108
109 end mul_nbit_hex;

```

以上為包裝所有時做功能的主程式碼，包括加分題也在其中


波形圖

本人在此處只顯示出部分結果，由於波行模擬在停止線大於 1us 會產生 ERROR，除非最小的週期壓縮至 0.48828125 ns，必超出限制範圍，故以部分結果表示此 code 可以正常運作。

分析為：考慮一開始是否 bt 作用分別結果是啥，Y 為 2ns，各 1ns 為區間。

再考慮區間為(0~15)，故 $2 * 16 = 32\text{ns}$ 為 X，再考慮 sw 區間也是(0~15)，即 $32 * 16 = 512\text{ns}$ ，而 bt 要包含 sw 四個模式，為 $512 * 4 = 2048\text{ns}$ ，最後考慮 bt2 是否作用，故 $2048 * 2 = 4096\text{ns}$ 。

而在心得後面本人補上全部結果，當然因為時間的限制，我只能找出限制時間的問題，因此全部的結果無法顯示七段顯示器結果。



加分題:按下 BUTTON2 後顯示 $(X \cdot Y)^2$

程式碼（由於基本提即包含加分題，佳芬提部分為複製貼上，說明已在基本題）

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity mul_nbit_hex is
7      PORT(
8          X:in std_logic_vector(3 downto 0);
9          Y:in std_logic_vector(3 downto 0);
10         sw:in std_logic_vector(1 downto 0);
11         bt, bt2:in std_logic;
12         HEX0,HEX1,HEX2,HEX3:out std_logic_vector(6 downto 0)
13     );
14 end mul_nbit_hex;
15
16 architecture mul_nbit_hex of mul_nbit_hex is
17
18     component mul_nn is
19         generic(number :integer range 1 to 32);
20         PORT(
21             X:in std_logic_vector(number-1 downto 0);
22             Y:in std_logic_vector(number-1 downto 0);
23             Ans:out std_logic_vector(2*number-1 downto 0)
24         );
25     end component;
26
27     component digits is
28     port(
29         BIN:in integer range 0 to 9999;
30         num3: out integer range 0 to 9;
31         num2: out integer range 0 to 9;
32         num1: out integer range 0 to 9;
33         num0: out integer range 0 to 9
34     );
35
36     end component;
37

```

-- 資料來源
-- 資料來源
-- bt 為基本題按鈕，bt2 為加分題按鈕
-- 七段顯示器結果


```

38     component add is
39     port(
40         X:in std_logic_vector(3 downto 0);
41         Y:in std_logic_vector(3 downto 0);
42         Q:out std_logic_vector(7 downto 0)
43     );
44     end component;
45
46     component decoder_7seg is
47     PORT(
48         BCD:in std_logic_vector(3 downto 0);
49         HEX:out std_logic_vector(6 downto 0)
50     );
51     end component;
52
53
54     type INT_array is Array (0 to 3) of integer range 0 to 9;
55     type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
56     signal num,num1,num2: INT_array;
57     signal P, f0, f1, f2, f3:std_logic_vector(7 downto 0);
58     signal f4:std_logic_vector(15 downto 0);
59     signal show:LOGIC_array;
60
61 begin
62
63     FUN0: add port map(X, Y, f0);
64     FUN1: mul_nn generic map(4) port map(X, Y, f1);
65     FUN2: mul_nn generic map(4) port map(X, X, f2);
66     FUN3: mul_nn generic map(4) port map(Y, Y, f3);
67     FUN4: mul_nn generic map(8) port map(f2, f3, f4);
68
69     process(sw, bt2)
70     begin
71         if (bt2 = '0') then
72             p <= f4(7 downto 0);
73         else
74             if (sw = "00") then
75                 p <= f0;
76             elsif (sw = "01") then
77                 p <= f1;
78             elsif (sw = "10") then
79                 p <= f2;
80             elsif (sw = "11") then
81                 p <= f3;
82             end if;
83         end if;
84     end process;
85
86     U2:digits port map(Conv_integer(P),num(3),num(2),num(1),num(0));
87
88     U3:digits port map(Conv_integer(X),num1(3),num1(2),num1(1),num1(0));
89     U4:digits port map(Conv_integer(Y),num2(3),num2(2),num2(1),num2(0));
90
91     show(0) <= conv_std_logic_vector(num(0),4) when (bt = '0')or(bt2 = '0') else
92         conv_std_logic_vector(num1(0),4);
93
94     show(1) <= conv_std_logic_vector(num(1),4) when (bt = '0')or(bt2 = '0') else
95         conv_std_logic_vector(num1(1),4);
96
97     show(2) <= conv_std_logic_vector(num(2),4) when (bt = '0')or(bt2 = '0') else
98         conv_std_logic_vector(num2(0),4);
99
100    show(3) <= conv_std_logic_vector(num(3),4) when (bt = '0')or(bt2 = '0') else
101        conv_std_logic_vector(num2(1),4);
102
103    HEX0_part:decoder_7seg port map(show(0),HEX0);
104    HEX1_part:decoder_7seg port map(show(1),HEX1);
105    HEX2_part:decoder_7seg port map(show(2),HEX2);
106    HEX3_part:decoder_7seg port map(show(3),HEX3);
107
108
109 end mul_nbit_hex;

```

-- 存放乘法每位數轉換的整數
-- 存放運算結果
-- 8 bits * 8 bits = 16 bits
-- 存放待轉換七段顯示器的數值

-- 00 為加法
-- 01 為乘法
-- 10 為X的平方
-- 11 為Y的平方
-- 當 bt2 按下(0)時，為 ((X*X) * (Y*Y))

-- 偵測bt2, sw, 因 bt 只決定顯示結果 or 擷到的數字，但這裡只做P的運算結果，而非顯示結果
-- 乘法結果溢位，取末 8 bits

-- num 為 運算結果(每位數)轉換的整數(按下按鈕的時候)
-- num1 為 本身來源(每位數)的整數(沒按按鈕的時候)
-- num2 為 本身來源(每位數)的整數(沒按按鈕的時候)
-- 按下按鈕(0)顯示運算結果，不然(1)顯示擷到的數字
-- 轉換數值成七段顯示器

以上為包裝所有時做功能的主程式碼，包括加分題也在其中


波形圖

本人在此處只顯示出部分結果，由於波行模擬在停止線大於 1us 會產生 ERROR，除非最小的週期壓縮至 0.48828125 ns，必超出限制範圍，故以部分結果表示此 code 可以正常運作。

分析為：考慮一開始是否 bt 作用分別結果是啥，Y 為 2ns，各 1ns 為區間。

再考慮區間為(0~15)，故 $2 * 16 = 32\text{ns}$ 為 X，再考慮 sw 區間也是(0~15)，即 $32 * 16 = 1536\text{ns}$ ，而 bt 要包含 sw 四個模式，為 $1536 * 4 = 6144\text{ns}$ ，最後考慮 bt2 是否作用，故 $6144 * 2 = 12888\text{ns}$ 。

而在心得後面本人補上全部結果，當然因為時間的限制，我只能找出限制時間的問題，因此全部的結果無法顯示七段顯示器結果。



心得

經由此次實驗，我更了解如何運用開學至今所學的部分，從一開始把全部代碼寫在同一份檔案，而現在的我學會了 port map，學會包裝程式碼，增加可讀性，也提高重複利用率，更增加了可驗證性，即更方便的為一小單元做個別的測試，而不是全部做完才只能祈禱一次撞過。

在此次實習學到最重要的即轉換為數之餘時間的問題，由於想要驗證全部的結果是否正確，又因為想要取整故最小的週期抓了 6ns，而結果就是最大的週期需要 12,288ns，因此需要分開看結果是否正確。

確認 show

經由排除法，本人發現問題點出再 digit 的 entity，但因為邏輯上我需要除法、取餘數的操作，因為不可省略，似乎也沒有改善的餘地，因此以下結果為在 1us 內能做到最大限度確認 show 即在進入七段顯示器前的各位數應為什麼。

發生了點小意外，本人發現等待五分鐘以上是有機會跑出來的，因此即使出現 ERROR，可發現全是接近 1us 附近會發生的，但似乎還是可以的，但很顯然這屬於一種危險操作。

```
# ERROR! Vector Mismatch for output port ans[0] :: @time = 999424.000 ps
#   Expected value = 00000000
#   Real value = 11000001
# ERROR! Vector Mismatch for output port ans[6] :: @time = 999424.000 ps
#   Expected value = 00000000
#   Real value = 11000001
# ERROR! Vector Mismatch for output port ans[7] :: @time = 999424.000 ps
#   Expected value = 00000000
#   Real value = 11000001
# ERROR! Vector Mismatch for output port ans[5] :: @time = 999936.000 ps
#   Expected value = 00000000
#   Real value = 11100001
#   4 mismatched vectors : Simulation failed !
# ** Note: $finish : mul_nbit_nohex.vwf.vt(585)
# Time: 1 us Iteration: 0 Instance: /mul_nbit_nohex_vlg_vec_tst/tb_out
```

程式碼

可以明顯看出本人修改了 port 使輸出部分增加了 ans(讓 P 接出結果)，與 show_ans(讓接入七段顯示器前的數直接出結果)，並於程式最後一列使用&串接 4 個 4 bits(0~9 需要 4 bits)

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity mul_nbit_nohex is
7      PORT(
8          X:in std_logic_vector(3 downto 0);
9          Y:in std_logic_vector(3 downto 0);
10         sw:in std_logic_vector(1 downto 0);
11         bt, bt2:in std_logic;
12         show_ans:out std_logic_vector(15 downto 0);
13         ans:out std_logic_vector(7 downto 0)
14     );
15 end mul_nbit_nohex;
16
17 architecture mul_nbit_hex of mul_nbit_nohex is
18
19     component mul_nn is
20         generic(number :integer range 1 to 32);
21         PORT(
22             X:in std_logic_vector(number-1 downto 0);
23             Y:in std_logic_vector(number-1 downto 0);
24             Ans:out std_logic_vector(2*number-1 downto 0)
25         );
26     end component;
27
28     component digits is
29     port(
30         BIN:in integer range 0 to 9999;
31         num3: out integer range 0 to 9;
32         num2: out integer range 0 to 9;
33         num1: out integer range 0 to 9;
34         num0: out integer range 0 to 9
35     );
36
37     end component;
```

```

38
39     component add is
40     port(
41         X:in std_logic_vector(3 downto 0);
42         Y:in std_logic_vector(3 downto 0);
43         Q:out std_logic_vector(7 downto 0)
44     );
45 end component;
46
47 component decoder_7seg is
48     PORT(
49         BCD:in std_logic_vector(3 downto 0);
50         HEX:out std_logic_vector(6 downto 0)
51     );
52 end component;
53
54
55 type INT_array is Array (0 to 3) of integer range 0 to 9;
56 type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
57 signal num,num1,num2: INT_array;
58 signal P, f0, f1, f2, f3:std_logic_vector(7 downto 0);
59 signal f4:std_logic_vector(15 downto 0);
60 signal show:LOGIC_array;

```



```

62 begin
63
64     FUN0: add port map(X, Y, f0);
65     FUN1: mul_nn generic map(4) port map(X, Y, f1);
66     FUN2: mul_nn generic map(4) port map(X, X, f2);
67     FUN3: mul_nn generic map(4) port map(Y, Y, f3);
68     FUN4: mul_nn generic map(8) port map(f2, f3, f4);
69
70     process(sw, bt2)
71     begin
72         if (bt2 = '0') then
73             p <= f4(7 downto 0);
74         else
75             if (sw = "00") then
76                 p <= f0;
77             elsif (sw = "01") then
78                 p <= f1;
79             elsif (sw = "10") then
80                 p <= f2;
81             elsif (sw = "11") then
82                 p <= f3;
83             end if;
84         end if;
85     end process;
86     ans <= p;

```


```

87     U2:digits port map(Conv_integer(P),num(3),num(2),num(1),num(0));
88
89     U3:digits port map(Conv_integer(X),num1(3),num1(2),num1(1),num1(0));
90     U4:digits port map(Conv_integer(Y),num2(3),num2(2),num2(1),num2(0));
91
92     show(0) <= conv_std_logic_vector(num(0),4) when (bt = '0') or (bt2 = '0') else
93         conv_std_logic_vector(num1(0),4);
94
95     show(1) <= conv_std_logic_vector(num(1),4) when (bt = '0') or (bt2 = '0') else
96         conv_std_logic_vector(num1(1),4);
97
98     show(2) <= conv_std_logic_vector(num(2),4) when (bt = '0') or (bt2 = '0') else
99         conv_std_logic_vector(num2(0),4);
100
101     show(3) <= conv_std_logic_vector(num(3),4) when (bt = '0') or (bt2 = '0') else
102         conv_std_logic_vector(num2(1),4);
103     show_ans <= show(3) & show(2) & show(1) & show(0);
104
105 end mul_nbit_hex;

```

-- 為了可以顯示，將.vwf 時間縮在 1us，無法顯示出全部結果(最小的週期要取0.多)故顯示部分以我正常運作

波形圖



確認全部輸出結果：

藉由禮拜五當場坐牢搞出來燒完板子觀察發現基本題可以正常運作，保證結果 P 每位數轉換成七段顯示器是正確結果，因此只確認 P 結果是否符合加分題。且因為 P 為運算結果，而非顯示結果，在未按下任何按鈕時目前強迫每 bits 為 1，即 255。

程式碼

可以明顯看出本人修改了 port 使 P 可以串接 ans 查看是否經由 sw 選到合適的運算，最後也從波型圖得知結果符合自身預期。

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4 use ieee.std_logic_arith.all;
5
6 entity mul_nbit_all is
7     PORT(
8         X:in std_logic_vector(3 downto 0);
9         Y:in std_logic_vector(3 downto 0);
10        sw:in std_logic_vector(1 downto 0);
11        bt, bt2:in std_logic;
12        ans:out std_logic_vector(7 downto 0)
13    );
14 end mul_nbit_all;
15
16 architecture mul_nbit_hex of mul_nbit_all is
17
18     component mul_nn is
19         generic(number :integer range 1 to 32);
20         PORT(
21             X:in std_logic_vector(number-1 downto 0);
22             Y:in std_logic_vector(number-1 downto 0);
23             Ans:out std_logic_vector(2*number-1 downto 0)
24         );
25     end component;
26
27     component digits is
28     port(
29         BIN:in integer range 0 to 9999;
30         num3: out integer range 0 to 9;
31         num2: out integer range 0 to 9;
32         num1: out integer range 0 to 9;
33         num0: out integer range 0 to 9
34     );
35     end component;
36
37
```

```


38 ~      component add is
39 ~          port(
40             X:in std_logic_vector(3 downto 0);
41             Y:in std_logic_vector(3 downto 0);
42             Q:out std_logic_vector(7 downto 0)
43         );
44     end component;
45
46 ~      component decoder_7seg is
47 ~          PORT(
48             BCD:in std_logic_vector(3 downto 0);
49             HEX:out std_logic_vector(6 downto 0)
50         );
51     end component;
52
53
54     type INT_array is Array (0 to 3) of integer range 0 to 9;
55     type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
56     signal num,num1,num2: INT_array;
57     signal P, f0, f1, f2, f3:std_logic_vector(7 downto 0);
58     signal f4:std_logic_vector(15 downto 0);
59     signal show:LOGIC_array;
60
61 begin
62
63     FUN0: add port map(X, Y, f0);
64     FUN1: mul_nn generic map(4) port map(X, Y, f1);
65     FUN2: mul_nn generic map(4) port map(X, X, f2);
66     FUN3: mul_nn generic map(4) port map(Y, Y, f3);
67     FUN4: mul_nn generic map(8) port map(f2, f3, f4);
68
69     process(sw, bt2, bt)
70     begin
71         if (bt2 = '0') then
72             p <= f4(7 downto 0);
73         else
74             if (bt = '0') then
75                 if (sw = "00") then
76                     p <= f0;
77                 elsif (sw = "01") then
78                     p <= f1;
79                 elsif (sw = "10") then
80                     p <= f2;
81                 elsif (sw = "11") then
82                     p <= f3;
83                 end if;
84             else
85                 p <= (others => '1');
86             end if;
87         end if;
88     end process;
89     ans <= p;
90 end mul_nbit_hex;

```

-- 如果 不按任何按鈕，結果為 255，因為沒有決定P應該顯示什麼，故顯示運算結果(波型圖卡到QQ)

-- 顯示運算結果，確認在七段顯示前是正確的

波形圖



最後的嘗試：

這是一場對於 cpu 的折磨，經過前面幾個 ERROR 多到爆炸但只要等得夠久，好像都有正確的波型圖跑出來，我漸漸意識到似乎不是 ERROR 跑不出來，是因為某個沒\$的人到現在還在用四代 i5，所以理論上 code 沒問題，只要拿著這代碼跟十幾年前的時脈比誰有耐心應該~就會過了？（我很希望是這樣）

程式碼

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity mul_nbit_hex is
7      PORT(
8          X:in std_logic_vector(3 downto 0);           -- 資料來源
9          Y:in std_logic_vector(3 downto 0);           -- 資料來源
10         sw:in std_logic_vector(1 downto 0);
11         bt, bt2:in std_logic;                        -- bt 為基本題按鈕，bt2 為加法題按鈕
12         HEX0,HEX1,HEX2,HEX3:out std_logic_vector(6 downto 0) -- 七段顯示器結果
13     );
14 end mul_nbit_hex;
15
16 architecture mul_nbit_hex of mul_nbit_hex is
17
18     component mul_nn is
19         generic(number :integer range 1 to 32);
20         PORT(
21             X:in std_logic_vector(number-1 downto 0);
22             Y:in std_logic_vector(number-1 downto 0);
23             Ans:out std_logic_vector(2*number-1 downto 0)
24         );
25     end component;
26
27     component digits is
28     port(
29         BIN:in integer range 0 to 9999;
30         num3: out integer range 0 to 9;
31         num2: out integer range 0 to 9;
32         num1: out integer range 0 to 9;
33         num0: out integer range 0 to 9
34     );
35
36     end component;
37
38     component add is
39     port(
40         X:in std_logic_vector(3 downto 0);
41         Y:in std_logic_vector(3 downto 0);
42         Q:out std_logic_vector(7 downto 0)
43     );
44     end component;
45
46     component decoder_7seg is
47     PORT(
48         BCD:in std_logic_vector(3 downto 0);
49         HEX:out std_logic_vector(6 downto 0)
50     );
51     end component;
52
53
54     type INT_array is Array (0 to 3) of integer range 0 to 9;
55     type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
56     signal num,num1,num2: INT_array;                -- 存放乘法每位數轉換的整數
57     signal P, f0, f1, f2, f3:std_logic_vector(7 downto 0); -- 存放運算結果
58     signal f4:std_logic_vector(15 downto 0);        -- 8 bits * 8 bits = 16 bits
59     signal show:LOGIC_array;                        -- 存放待轉換七段顯示器的數值
60
```

```

61 begin
62
63     FUN0: add port map(X, Y, f0); -- 00 為加法
64     FUN1: mul_nn_generic map(4) port map(X, Y, f1); -- 01 為乘法
65     FUN2: mul_nn_generic map(4) port map(X, X, f2); -- 10 為X的平方
66     FUN3: mul_nn_generic map(4) port map(Y, Y, f3); -- 11 為Y的平方
67     FUN4: mul_nn_generic map(8) port map(f2, f3, f4); -- 當 bt2 按下(0)時，為 ((X*X) * (Y*Y))
68
69     process(sw, bt2) -- 偵測bt2, sw。因 bt 只決定顯示結果 or 擲到的數字，但這裡只做P的運算結果，而非顯示結果
70     begin
71         if (bt2 = '0') then
72             p <= f4(7 downto 0); -- 乘法結果進位，取末 8 bits
73         else
74             if (sw = "00") then
75                 p <= f0;
76             elsif (sw = "01") then
77                 p <= f1;
78             elsif (sw = "10") then
79                 p <= f2;
80             elsif (sw = "11") then
81                 p <= f3;
82             end if;
83         end if;
84     end process;
85
86     U2:digits port map(Conv_integer(P),num(3),num(2),num(1),num(0)); -- num 為 運算結果(每位數)轉換的整數(按下按鈕的時候)
87
88     U3:digits port map(Conv_integer(X),num1(3),num1(2),num1(1),num1(0)); -- num1 為 本身來源(每位數)的整數(沒按按鈕的時候)
89     U4:digits port map(Conv_integer(Y),num2(3),num2(2),num2(1),num2(0)); -- num2 為 本身來源(每位數)的整數(沒按按鈕的時候)
90
91     show(0) <= conv_std_logic_vector(num(0),4) when (bt = '0') or (bt2 = '0') else -- 按下按鈕(0)顯示運算結果，不然(1)顯示擲到的數字
92         conv_std_logic_vector(num1(0),4);
93
94     show(1) <= conv_std_logic_vector(num(1),4) when (bt = '0') or (bt2 = '0') else
95         conv_std_logic_vector(num1(1),4);
96
97     show(2) <= conv_std_logic_vector(num(2),4) when (bt = '0') or (bt2 = '0') else
98         conv_std_logic_vector(num2(0),4);
99
100     show(3) <= conv_std_logic_vector(num(3),4) when (bt = '0') or (bt2 = '0') else
101         conv_std_logic_vector(num2(1),4);
102
103     HEX0_part:decoder_7seg port map(show(0),HEX0); -- 轉換數值成七段顯示器
104     HEX1_part:decoder_7seg port map(show(1),HEX1);
105     HEX2_part:decoder_7seg port map(show(2),HEX2);
106     HEX3_part:decoder_7seg port map(show(3),HEX3);
107
108
109 end mul_nbit_hex;

```


波形圖

是的，這是一個等等黨的勝利。在經過煎熬的十分鐘，他終究把結果吐出來了，不是我寫得不好，是我等的不夠久：P

但這一切的前提建立在用最多 1us 的時間做完所有事情，因此最小週期甚至只有 0.24ns，如果你跑了這檔案，你可以很明顯發現因為小數點後其實有更多位數，只是他最多做到小數點後兩位故出現許多不同大小的區間。

