
Digital Logic Design Quiz 05 2024/05/07

姓名: 學號: 系級:

1. Implement the following state diagram



 $\begin{aligned} \text{Hint:} & \quad \text{present state: } A(t) \text{ ; next state: } A(t+1) \text{ ; input } X, \text{ } Y \text{ ; output } Z \text{ ;} \\ \text{JK flip-flops inputs: } J_A, \text{ } K_A \text{ ;} \end{aligned}$


(a) Design a **Sequential Circuit** with one **JK flip-flop**. You need to provide the **State Table** (40%), **Equations** (30%) and **Circuit Diagram** (30%).

State Table


input	PS	NS	output	
χy	A(t)	A(t+1)	Z	JA KA
0 0	0	(1	I X
0 0	1	O	0	× 1
0 1	0	1	0	1 🗶
0 1	í	1	1	χ υ
\ 0	0	0	0	0 X
1 0	7	1	0	X O
1 1	0	O	1	0 ×
	1	0		X (


Equation


$$Z = yA(t) + xy + x'y'A(t)'$$



$$J_A = \chi$$







Circuit Diagram

