

數位系統設計作業 HW10

學號:01257027 | 姓名:林承羿

第一題

前置:

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
    entity Add_32bit is
        port(
                 A:in std_logic_vector(31 downto 0);
                 B:in std_logic_vector(31 downto 0);
                 Result:out std_logic_vector(31 downto 0)
              );
11
    end Add_32bit;
    architecture Add_32bit of Add_32bit is
    begin
        Result <= A + B;
    end Add_32bit;
                        32 bits 加法
```

```
library ieee;
    use ieee.std logic 1164.all;
    use ieee.std_logic_unsigned.all;
        port(
                A:in std logic vector(31 downto 0);
                B:in std_logic_vector(31 downto 0);
                Operation:in std_logic_vector(3 downto 0);
                ALUresult:out std_logic_vector(31 downto 0);
                Zero:out std logic
                );
            signal tmp: std_logic_vector(31 downto 0);
18
        -- 定義運算規則
                    A or B when Operation = "0000" else
        tmp <=
                    A and B when Operation = "0001" else
                    A + B when Operation = "0010" else
                    A - B when Operation = "0110" else
                    A nor B when Operation = "1100" else
                    x"00000001" when Operation = "0111" and A < B else
                    x"00000000" when Operation = "0111" else
                    x"FFFFFFF;
        ALUresult <= tmp;
        Zero <= '1' when tmp = x"00000000" else
         '0';
    end ALU;
                           定義 ALU 運算規則
```

```
use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
                ALUOp:in std logic vector(1 downto 0);
                Inst5_0:in std_logic_vector(5 downto 0); --func of R type inst
               Operation:out std_logic_vector(3 downto 0)
    architecture ALUControl of ALUControl is
        Operation <= "0010" when ALUOp = "00" else -- lw sw
                        "0110" when ALUOp = "01" else -- beq
                        "0010" when ALUOp = "10" and Inst5_0 = "100000" else -- (+)
                        "0110" when ALUOp = "10" and Inst5_0 = "100010" else -- (-)
                        "0000" when ALUOp = "10" and Inst5_0 = "100100" else -- (or)
                        "0001" when ALUOp = "10" and Inst5_0 = "100101" else -- (and)
20
                        "0111" when ALUOp = "10" and Inst5_0 = "101010" else -- (slt)
                    "1111";
    end ALUControl;
                      經初步份類後細部規範指令運算模式
```

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std logic unsigned.all;
    entity Control is
                Inst31_26:in std_logic_vector(5 downto 0);
                Jump: out std logic;
                Halt:out std_logic;
                RegImport:out std_logic;
                RegOutport:out std logic;
                RegDst:out std_logic;
                Branch: out std logic;
                MemRead:out std logic:
                MemtoReg:out std_logic;
                ALUOp:out std_logic_vector(1 downto 0);
                MemWrite:out std logic;
                ALUSrc:out std logic;
                RegWrite:out std_logic
    end Control;
    architecture Control of Control is
        signal tmp:std logic vector(12 downto 0);
        tmp <= "0000100100010" when inst31_26 = 0 else
               "0000011110000" when inst31_26 = 35 else
                 "0000010001000" when inst31 26 = 43 else
                 "0000000000101" when inst31 26 = 4 else
                 "0010000100011" when inst31_26 = 63 else
                 "0001000000011" when inst31 26 = 62 else
                                                            -- RegOutportout
                 "0100000000011" when inst31 26 = 61 else
                 "1000000000011" when inst31 26 = 2 else
                 "00000000000000";
        Jump \leftarrow tmp(12);
        Halt <= tmp(11);
        RegImport <= tmp(10);</pre>
        RegOutport <= tmp(9);</pre>
           RegDst \leftarrow tmp(8);
           ALUSrc \leftarrow tmp(7);
41
           MemtoReg <= tmp(6);</pre>
42
           RegWrite <= tmp(5);
           MemRead <= tmp(4);</pre>
           MemWrite <= tmp(3);
45
           Branch <= tmp(2);
46
           ALUOp <= tmp(1 downto 0);
47
      end Control;
                            規定好各種控制線
```

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std logic unsigned.all;
   entity Data_memory is
                                            -- 記憶體(64 words)
              clk:in std_logic;
              Address:in integer range 0 to 63;
              Write_data:in std_logic_vector(31 downto 0);
              MemWrite:in std_logic;
              MemRead:in std logic;
              Read_data:out std_logic_vector(31 downto 0)
    end Data memory;
    architecture Data_memory of Data_memory is
       type mem_array is array (0 to 63)of std_logic_vector( 31 downto 0 );
       signal memory : mem_array;
       -- 讀入記憶體
20
       Read data <= memory(Address) when MemRead = '1' else
                process(clk)
           if clk'event and clk = '1' then
              if MemWrite = '1' then
                  memory(Address) <= Write_data; -- 寫入記憶體
              end if;
           end if;
       end process;
    end Data memory;
                       管理記憶體,包括讀、寫
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
                                                         暫存器(MIPS 有 32 個)
           clk:in std logic;
           Reset:in std_logic;
           RegWrite:in std_logic;
           Read_register1:in integer range 0 to 31;
           Read_register2:in integer range 0 to 31;
           Write_register:in integer range 0 to 31;
           Write_data:in std_logic_vector(31 downto 0);
           Read_data1:out std_logic_vector(31 downto 0);
           Read_data2:out std_logic_vector(31 downto 0)
end Registers;
    type reg_array is array (0 to 31)of std_logic_vector( 31 downto 0 );
    signal reg_files : reg_array;
    Read_data1 <= reg_files(Read_register1);</pre>
    Read_data2 <= reg_files(Read_register2);</pre>
    process(clk, Reset)
        if Reset = '0' then
           for i in 0 to 31 loop
                reg_files(i) <= (others => '0'); -- 全部歸零
           end loop;
        elsif clk'event and clk = '1' then
           if RegWrite = '1' then
               reg_files(Write_register) <= Write_data; -- 寫入暫存器
                    暫存器管理,包括讀、寫暫存器
```

主要程式:

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std logic unsigned.all;
    use ieee.std_logic_arith.all;
    entity MIPS is
                clk:in std_logic;
                Reset:in std_logic;
                PCout:out std_logic_vector(7 downto 0);
12
                ALUout:out std logic vector(31 downto 0);
                Instout:out std_logic_vector(31 downto 0);
                ALUopout:out std logic vector(3 downto 0);
                Output:out std_logic_vector(31 downto 0)
             );
    end MIPS;
    architecture MIPS of MIPS is
                component Registers is
                            clk:in std logic;
                            Reset:in std logic;
                            RegWrite:in std_logic;
                            Read_register1:in integer range 0 to 31;
                            Read register2:in integer range 0 to 31;
                            Write_register:in integer range 0 to 31;
                            Write_data:in std_logic_vector(31 downto 0);
                            Read_data1:out std_logic_vector(31 downto 0);
                            Read data2:out std logic vector(31 downto 0)
                         );
                end component;
```

```
component ALU is
            A:in std_logic_vector(31 downto 0);
            B:in std_logic_vector(31 downto 0);
            Operation:in std_logic_vector(3 downto 0);
            ALUresult:out std_logic_vector(31 downto 0);
            Zero:out std_logic
            );
component Data_memory is
   port(
            clk:in std logic;
            Address:in integer range 0 to 63;
           Write_data:in std_logic_vector(31 downto 0);
           MemWrite:in std_logic;
           MemRead:in std_logic;
            Read_data:out std_logic_vector(31 downto 0)
end component;
component Instruction_memory is
   port(
            Read_address:in integer range 0 to 63;
           Instruction:out std_logic_vector(31 downto 0)
         );
end component;
```

```
component Sign_extend is
            Inst15_0:in std_logic_vector(15 downto 0);
            Extendout:out std_logic_vector(31 downto 0)
end component;
component Control is
   port(
            Inst31_26:in std_logic_vector(5 downto 0);
            Jump:out std_logic;
            Halt:out std_logic;
            RegImport:out std_logic;
            RegOutport:out std_logic;
            RegDst:out std_logic;
            Branch:out std_logic;
            MemRead:out std_logic;
            MemtoReg:out std_logic;
            ALUOp: out std logic vector(1 downto 0);
            MemWrite:out std_logic;
            ALUSrc:out std_logic;
            RegWrite:out std_logic
        );
end component;
component ALUControl is
            ALUOp:in std_logic_vector(1 downto 0);
            Inst5_0:in std_logic_vector(5 downto 0);
            Operation:out std_logic_vector(3 downto 0)
        );
end component;
```

```
component Add_32bit is
                            A:in std_logic_vector(31 downto 0);
                            B:in std_logic_vector(31 downto 0);
                            Result:out std_logic_vector(31 downto 0)
               end component;
          signal Instruction:std logic vector(31 downto 0);
          signal Extendout:std_logic_vector(31 downto 0);
          signal Read_data1:std_logic_vector(31 downto 0);
          signal Read_data2:std_logic_vector(31 downto 0);
          signal ALUResult:std_logic_vector(31 downto 0);
          signal ALU_B:std_logic_vector(31 downto 0);
          signal Operation:std_logic_vector(3 downto 0);
          signal Zero:std_logic;
          signal Read_mem_data:std_logic_vector(31 downto 0);
          signal PC:std_logic_vector(31 downto 0);
          signal Jump,Halt,RegImport,RegOutport:std_logic;
          signal Branch, RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite: std_logic;
          signal ALUop:std_logic_vector(1 downto 0);
          signal Read_register1, Read_register2, Write_register:integer_range_0 to 31;
          signal Write data:std logic vector(31 downto 0);
          signal Add_32bit_A:std_logic_vector(31 downto 0);
          signal Add 32bit B:std logic vector(31 downto 0);
          signal AddResult:std_logic_vector(31 downto 0);
      PC <= (others => '0');
elsif clk'event and clk = '1' then
if Branch = '1' and Zero = '1' then
           PC <= PC(31 downto 28)&Instruction(25 downto 0)&"00"; -- pc+26 bits 位置(指令4的倍數,無條件左移二
         elsif Halt = '0' then
            PC <= PC + 4:
Inst_Memory_part:
Instruction_memory port map (conv_integer(PC(7 downto 2)),Instruction);
```

```
Read_register1 <= conv_integer(Instruction(20 downto 16)) when RegOutport = '1' else -- (OUTP)/(R type \ I type)
                        conv_integer(Instruction(25 downto 21));
 Read_register2 <= conv_integer(Instruction(20 downto 16));</pre>
Write_data <= x"0000"&Instruction(15 downto 0) when RegImport = '1' else --INP(直接讀數字)
ALUResult when MemtoReg = '0' else
Output <= Read_data1 when RegOutport = '1' else --OUTP x"FFFFFFFF";
 Register_part:
 Registers port map(clk,Reset,RegWrite,Read_register1,Read_register2,Write_register, Write_data,Read_data1,Read_data2);
ALU port map (Read_data1,ALU_B,Operation,ALUresult,Zero); -- 做運算
 Data_memory port map (clk,conv_integer(ALUResult(7 downto 2)),Read_data2,MemWrite,MemRead,Read_mem_data);
ALUControl part:
ALUControl port map (ALUOp,Instruction(5 downto 0),Operation);
Sign_extend_part:
Sign_extend port map (Instruction(15 downto 0),Extendout);
Add_32bit_part:
Add_32bit port map (Add_32bit_A,Add_32bit_B,AddResult);
ALUout <= ALUResult;
Instout <= Instruction;
ALUopout <= Operation;
                                  以上為此次作業的主要程式
```

程式碼


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
      Read_address:in integer range 0 to 63;
Instruction:out std_logic_vector(31 downto 0)
以上為此基礎題的機械碼
```

- \$1:每次加 1(存入值)
- \$2:記憶體位置
- \$3:存入值
- \$4:停止位置
- \$5:載入值
- \$6:累加值
- \$7:每次加 4(記憶體)

00	INP \$1, 1	fc010001	111111 00000 00001	存入值+1
			000000000000001	
04	INP \$2, 0	fc020000	111111 00000 00010	記憶體位置
			000000000000000	
08	INP \$3, 10	fc03000a	111111 00000 00011	存入值
			000000000001010	
0C	INP \$4, 19	fc040013	111111 00000 00100	停止位置
			000000000010011	
10	INP \$7, 4	fc070004	111111 00000 00111	記憶體+4
			000000000000100	

14	SW \$3, 0(\$2)	ac430000	101011 00010 00011	值存入記憶體
loop1			000000000000000	
18	Beq \$3, \$4,	10640003	000100 00011 00100	跳出迴圈
	next1		000000000000011	
1C	Add \$3, \$1,	00611820	000000 00011 00001 00011	存入值+1
	\$3		00000100000	
20	Add \$2, \$7,	00471020	000000 00010 00111 00010	記憶體位置+4
	\$2		00000100000	
24	J loop1	08000005	000010	迴圈 2
			000000000000000000000000000000000000000	
			01	
28	INP \$6, 0	fc060000	111111 00000 00110	累加值(答案)
next1			000000000000000	
2C	INP \$2, 0	fc020000	111111 00000 00010	記憶體位置
			000000000000000	
30	LW \$5, 0(\$2)	8c450000	100011 00010 00101	載入記憶體值
loop2			000000000000000	
34	OUPT \$5	f8050000	111110 00000 00101	輸出載入值
			000000000000000	
38	OUPT \$6	f8060000	111110 00000 00110	輸出累加結果
			000000000000000	
3C	Add \$6, \$5,	00c53020	000000 00110 00101 00110	累加值更新
	\$6		00000100000	
40	Add \$2, \$7,	00471020	000000 00010 00111 00010	記憶體位置+4
	\$2		00000100000	
44	Beq \$5, \$4,	10a40001	000100 00101 00100	跳出迴圈
	next2		000000000000001	
48	J loop2	0800000c	000010	迴圈 2
			000000000000000000000011	
			00	
4C	OUPT \$6	f8060000	111110 00000 00110	輸出結果
next2			000000000000000	
50	HALT	f4000000	111101	停止
			000000000000000000000000000000000000000	
			00	


波形圖



第二題

程式碼

波形圖



```
AddSum.py X
     🥏 AddSum.py > ...
         if __name__ == "__main__":
              start = int(10)
             end = int(19)
              sum = 0
              for num in range(start, end+1, 1):
                  sum += num
              print(f"The sum of numbers from {start} to {end} is {sum}")
值錯主控台
                      終端機 連接埠 註解
     > python .\AddSum.py
    • The sum of numbers from 10 to 19 is 145
     ■ CPU: 59% | RAM: 9/156B ■ 124ms
      ■ home\Desktop\PyClass ♥
{...}
                         證明答案確實是如此
```

加分題

程式碼

- \$0:記憶體位置
- \$1:記憶體值
- \$2:記憶體位置+4
- \$3:最大值
- \$4:停止值
- \$5:載入值
- \$6:比較結果值
- \$7:比較後跳躍?

00	11 ID #0 0	(000000	44444 00000 00000	<u></u> -□ → □ # /-
00	INP \$0, 0	fc000000	111111 00000 00000	記憶體位
			000000000000000	置
04	INP \$1, 7	fc010007	111111 00000 00001	記憶體值
			000000000000111	7
08	SW \$1,	ac010000	101011 00000 00001	存值
	0(\$0)		000000000000000	
0C	INP \$1, 4	fc010004	111111 00000 00001	記憶體值
			000000000000100	4
10	SW \$1,	ac010004	101011 00000 00001	存值
	4(\$0)		000000000000100	
14	INP \$1, 88	fc010058	111111 00000 00001	記憶體值
			000000001011000	88
18	SW \$1,	ac010008	101011 00000 00001	存值
	8(\$0)		000000000001000	
1C	INP \$1, 64	fc010040	111111 00000 00001	記憶體值
			000000001000000	64
20	SW \$1,	ac01000c	101011 00000 00001	存值
	12(\$0)		000000000001100	
24	INP \$1, 34	fc010022	111111 00000 00001	記憶體值
			000000000100010	34
28	SW \$1,	ac010010	101011 00000 00001	存值
	16(\$0)		000000000010000	
2C	INP \$1, 10	fc01000a	111111 00000 00001	記憶體值
			000000000001010	10
30	SW \$1,	ac010014	101011 00000 00001	存值
	20(\$0)		000000000010100	
34	INP \$1, 91	fc01005b	111111 00000 00001	記憶體值
			000000001011011	91
38	SW \$1,	ac010018	101011 00000 00001	存值
	24(\$0)		000000000011000	
3C	INP \$1, 8	fc010008	111111 00000 00001	記憶體值
			000000000001000	8
40	SW \$1,	ac01001c	101011 00000 00001	存值
	28(\$0)		000000000011100	
44	INP \$1, 62	fc01003e	111111 00000 00001	記憶體值
			000000000111110	62

48	SW \$1,	ac010020	101011 00000 00001	存值
	32(\$0)		000000000100000	
4C	INP \$1, 9	fc010009	111111 00000 00001	記憶體值
			000000000001001	9
50	SW \$1,	ac010024	101011 00000 00001	存值
	36(\$0)		000000000100100	
54	INP \$2, 4	fc020004	111111 00000 00010	記憶體間
			000000000000100	隔
58	INP \$3, 0	fc030000	111111 00000 00011	最大值
			000000000000000	
5C	INP \$4, 36	fc040024	111111 00000 00100	停止值
			000000000100100	
60	INP \$7, 0	fc070000	111111 00000 00111	載入必較
			000000000000000	值
64	LW \$5,	8c050000	100011 00000 00101	載入記憶
loop	0(\$0)		000000000000000	體值
68	Slt \$6, \$3,	0065302a	000000 00011 00101 00110	比較最大
	\$5		00000101010	值
6C	Beq \$6, \$7,	10c70001	000100 00110 00111	比較最大
	cg		000000000000001	值
70	Add \$3,	00a71820	000000 00101 00111 00011	改值
	\$5, \$7		00000100000	
74 cg	OUPT \$3	f8030000	111110 00000 00011	輸出目前
			000000000000000	最大
78	Beq \$0, \$4,	10040002	000100 00000 00100	跳出迴圈
	next		000000000000010	
7C	Add \$0,	00020020	000000 00000 00010 00000	記憶體位
	\$2, \$0		00000100000	置+4
80	Jloop	08000018	000010	迴圈
			0000000000000000000011000	
84	OUPT \$3	f8030000	111110 00000 00011	輸出最大
next			000000000000000	值
88	HALT	f4000000	111101	停止
			000000000000000000000000000000000000000	

波形圖



心得

透過此次的實驗,我更了解 MIPS 的運作方式,透過組合語言轉成機械碼,並以此執行程式。也令我了解高階語言的一兩行程式是如此的具有威力,且這噁心的東西十分的不具人性,你怎麼會知道哪個地方自己眼睛花掉少看個一或零?只有當迴圈跑步出來卡死在路上才知道自己又又又得在全部重翻譯一遍,真的是看了一眼不會再想看第二眼,這鬼東西狗都不寫。