



2025/10/09

## 實驗五

### 序向邏輯練習

姓名：林承羿

學號：01257027

班級：資工 3A

E-mail：IanLin6225@gmail.com

#### ※ 注意


1. 繳交時一律轉 PDF 檔
2. 繳交期限為下周上課前
3. 一人繳交一份
4. 檔名請按照作業檔名格式進行填寫，未依照格式不予批改
5. 檔名範例：學號\_姓名\_HW5

#### 1、乘法累加器(Multiply Accumulate, MAC)


##### ● 實驗說明：

1. 實現一個乘法累加器， $W = W + \text{cntl} * \text{cnt2}$ 。
2. `cntl`、`cnt2` 同時從 0 數到 15，再歸零重數。
3. 當 `S` 大於等於 `8'd10` 時，再寫入 `W`。
4. 當 `W` 值小於 `8'd63` 時，將值傳到 `port_A`，大於等於 `8'd63` 時，則傳到 `port_B`。
5. 用 FSM 控制 `load_w`、`load_A`、`load_B`。
6. `port_A`、`port_B` 記得 `reset`。

##### ● 系統硬體架構方塊圖（接線圖）：



## ● 參考波形



## ● 系統架構程式碼、測試資料程式碼與程式碼說明

截圖請善用 **win+shift+S**

### 1. 錯誤經驗


```

mymac.sv > mymac
1 module mymac(
2     input logic rst, clk,
3     output logic [7:0] port_A, port_B
4 );
5     logic [3:0] cnt1, cnt2;
6     logic [7:0] m, s, w;
7     logic load_w, load_a, load_b;
8     typedef enum logic [1:0] { start = 2'd0, lw = 2'd1, la = 2'd2, lb = 2'd3 } state_t;
9     state_t ps, ns;
10 // counter 1, 2
11 always_ff @(posedge clk) begin
12     if (rst) begin
13         cnt1 <= 4'd0;
14         cnt2 <= 4'd0;
15     end
16     else begin
17         cnt1 <= cnt1 + 1;
18         cnt2 <= cnt2 + 1;
19     end
20 end
21
22 // multiple cnt1, cnt2 every time
23 assign m = cnt1 * cnt2;
24
25 // s = w + m
26 assign s = w + m;
27
28 // w flip-flop
29 always_ff @(posedge clk) begin
30     if (rst) begin
31         w <= 8'd0;
32     end
33     else begin
34         if (load_w) begin
35             w <= s;
36         end
37     end
38 end

```

```
39
40 // port_A flip-flop
41 always_ff @(posedge clk) begin
42     if (rst) begin
43         port_A <= 8'd0;
44     end
45     else begin
46         if (load_a) begin
47             port_A <= w;
48         end
49     end
50 end
51
52 // port_B flip-flop
53 always_ff @(posedge clk) begin
54     if (rst) begin
55         port_B <= 8'd0;
56     end
57     else begin
58         if (load_b) begin
59             port_B <= w;
60         end
61     end
62 end
63
64 // initial FSM state to "start"
65 always_ff @(posedge clk) begin
66     if (rst) begin
67         ps <= start;
68     end
69     else begin
70         ps <= ns;
71     end
72 end
```

```
73
74 // FSM controller
75 always_comb begin
76     load_w = 0;
77     load_a = 0;
78     load_b = 0;
79     ns = ps;
80     case (ps)
81         start: begin
82             ns = lw;
83         end
84         lw: begin
85             if (s >= 8'd10) begin
86                 load_w = 1;
87                 ns = la;
88             end
89         end
90         la: begin
91             if (s >= 8'd10) begin
92                 load_w = 1;
93             end
94             if (w < 8'd63) begin
95                 load_a = 1;
96                 ns = lw;
97             end
98             else begin
99                 ns = lb;
100            end
101        end
102        lb: begin
103            if (s >= 8'd10) begin
104                load_w = 1;
105            end
106            if (w >= 8'd63) begin
107                load_b = 1;
108                ns = lw;
109            end
110        end
111    endcase
112 end
113 endmodule
```



## 2. 正確結果

```
mac.sv > mac
 1  module mac(
 2      input logic rst, clk,
 3      output logic [7:0] port_A, port_B
 4  );
 5      logic [3:0] cnt1, cnt2;
 6      logic [7:0] M, S, W;
 7      logic load_w, load_a, load_b;
 8      typedef enum logic { start = 1'd0, load = 1'd1 } state_t;
 9      state_t ps, ns;
10      // counter 1, 2
11      always_ff @(posedge clk) begin
12          if (rst) begin
13              cnt1 <= 4'd0;
14              cnt2 <= 4'd0;
15          end
16          else begin
17              cnt1 <= cnt1 + 1;
18              cnt2 <= cnt2 + 1;
19          end
20      end
21
22      // multiple cnt1, cnt2 every time
23      assign M = cnt1 * cnt2;
24
25      // S = W + M
26      assign S = W + M;
27
28      // W flip-flop
29      always_ff @(posedge clk) begin
30          if (rst) begin
31              W <= 8'd0;
32          end
33          else begin
34              if (load_w) begin
35                  W <= S;
36              end
37          end
38      end
```

```
39      // port_A flip-flop
40      always_ff @(posedge clk) begin
41          if (rst) begin
42              port_A <= 8'd0;
43          end
44          else begin
45              if (load_a) begin
46                  port_A <= w;
47              end
48          end
49      end
50
51      // port_B flip-flop
52      always_ff @(posedge clk) begin
53          if (rst) begin
54              port_B <= 8'd0;
55          end
56          else begin
57              if (load_b) begin
58                  port_B <= w;
59              end
60          end
61      end
62  end
63
64      // initial FSM state to "start"
65      always_ff @(posedge clk) begin
66          if (rst) begin
67              ps <= start;
68          end
69          else begin
70              ps <= ns;
71          end
72      end
```


```

73
74      // FSM controller
75      always_comb begin
76          load_w = 0;
77          load_a = 0;
78          load_b = 0;
79          ns = ps;
80          case (ps)
81              start: begin
82                  ns = load;
83              end
84              load: begin
85                  if (s >= 8'd10) begin
86                      load_w = 1;
87                  end
88                  if [(W < 8'd63)] begin
89                      load_a = 1;
90                  end
91                  else if (W >= 8'd63) begin
92                      load_b = 1;
93                  end
94                  ns = load;
95              end
96          endcase
97      end
98  endmodule

```

可以看到跟錯誤的比起來我省去了分別 load A, B 的狀態，只保留了 reset 後進入的狀態 start。如果要更省可以讓 reset 後直接進入 load 狀態(可以把 FSM 拔掉，只剩下 if 判斷)。

## ●模擬結果與結果說明：



## ●結論與心得：

從此次的實驗中，我更深刻的體會到了如何撰寫狀態機，並非 compile 過後沒問題的狀態機都是可以依照理想結果產出的，尤其是當許多 flag 要一起判斷決定誰輸出時需要將所有判斷寫在同一個狀態內才可以確保不漏掉答案。

