

# 數位系統設計作業 HW8

學號:01257027 | 姓名:林承羿

# 第一題: X/Y

#### 前置流程:

```
library ieee;
    use ieee.std_logic_unsigned.all;
    use ieee.std_logic_1164.all;
    entity digits is
    port(
            BIN:in integer range 0 to 9999;
            num3: out integer range 0 to 9;
            num2: out integer range 0 to 9;
11
            num1: out integer range 0 to 9;
            num0: out integer range 0 to 9
12
            );
    end digits;
    architecture digits of digits is
    begin
        num3 <= BIN /1000;
                                                -- 算出千位數
21
        num2 \le (BIN /100) \mod 10;
                                                -- 算出百位數
        num1 \leftarrow (BIN /10) \mod 10;
                                                 -- 算出十位數
        num0 <= BIN mod 10;
                                                -- 求出個位數
    end digits;
          七段顯示器顯示輸入(X, Y, 餘數, 商) 皆是以此轉換
```

```
library ieee;
use ieee.std_logic_l164.all;
use ieee.std_logic_arith.all;

entity div is

clk:in std_logic;
XY:in std_logic;
Sw0:in std_logic;
sw0:in std_logic;
sw1:in std_logic;
sw2:in std_logic;
sw2:in std_logic;
sw3:in std_logic;
sw3:in std_logic;
sw1:in std_logic;
sw2:in std_logic;
sw3:in std_logic, wettor(6 downto 0)

in md2: out integer range 0 to 9999;
num3: out integer range 0 to 9;
num3: out integer range 0 to 9;
num3: out integer range 0 to 9;
num4: out integer range 0 to 9;
num6: out integer range 0 to 9

j;
end component;

BOD:in std_logic_vector(3 downto 0);
HEX:out std_logic_vector(6 downto 0)

j;
end component;
```

```
signal cnt:std_logic_vector(3 downto 0);
signal cnt1:std_logic_vector(25 downto 0);
  signal divisor, dividen:std_logic_vector(9 downto 0);
signal remainder:std_logic_vector(19 downto 0);
 type INT_array is Array (0 to 3) of integer range 0 to 9;
type INT_array_large is Array (0 to 7) of integer range 0 to 9;
type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
signal divisor_num, dividen_num: INT_array;
signal remainder_num: INT_array_large;
signal show:LOGIC_array;
                                                                                                                                                                                             -- 除數、被除數(顯示數字)
-- 餘數、商(顯示數字)
-- 顯示數字(轉成七段顯示器)
  signal flag:std_logic;
signal dp:std_logic_vector(3 downto 0);
         cnt1 <= cnt1 + 1;
end if;
 begin

if sw0 = '0' then

dividen <= XY;


end if;
        process(sw0,start)
                 if sw0 = '0' and start = '1' then
flag <= '0';
elsif sw0 = '1' and start = '0' then
                   flag <= '1';
  variable remainder_reg:std_logic_vector(19 downto 0);
variable divisor_reg, tmp:std_logic_vector(9 downto 0);
variable divisor_reg, cmp.std_reg.t
begin
    if start = '0' then
        tmp := (others => '0');
        divisor_reg := divisor;
        remainder_reg := ("000000000" & dividen & '0');
        cnt <= "00000";
elsif (rising_edge(clk)) then
    if cat < 10 then.</pre>
                 if cnt < 10 then

cnt <= cnt + 1;
                     cnt <= cnt + 1;
tmp := remainder_reg(19 downto 10) - divisor_reg;
if(tmp(9) = '0') then</pre>
                         remainder_reg := tmp(8 downto 0) & remainder_reg(9 downto 0) & '1';
else
                 else
remainder_reg := remainder_reg(18 downto 0) & '0';
end if;
elsif (cnt = 10) then
cnt <= cnt +1;
remainder_reg := '0' & remainder_reg(19 downto 11) & remainder_reg(9 downto 0);
                                                                                                                                                                                       -- 以 tmp 避免還原, 左移補案
```

#### 為更快看到結果,去除除頻器(波型圖也以此為主):


```
signal cnt1:std_logic_vector(25 downto 0);
signal divisor, dividen:std_logic_vector(9 downto 0);
signal remainder:std_logic_vector(19 downto 0);
type INT_array is Array (0 to 3) of integer range 0 to 9;
type INT_array is Array (0 to 7) of integer range 0 to 9;
type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
signal divisor_num, dividen_num: INT_array;
    if clk'event and clk = '1' then
    cnt1 <= cnt1 + 1;
end if;</pre>
   | Sw0 = 0 and start = '1' then | flag <= '0'; | elsif sw0 = '1' and start = '0' then | flag <= '1'; | end if;
   process(clk,start)
   variable remainder_reg:std_logic_vector(19 downto 0);
   variable divisor_reg, tmp:std_logic_vector(9 downto 0);
         if start = '0' then
              tmp := (others => '0');
               divisor_reg := divisor;
               remainder_reg := ("000000000" & dividen & '0');
              cnt <= "0000";
         elsif (rising_edge(clk)) then
              if cnt < 10 then
                    cnt <= cnt + 1;
                     tmp := remainder_reg(19 downto 10) - divisor_reg;
                     if(tmp(9) = '0') then
                           remainder_reg := tmp(8 downto 0) & remainder_reg(9 downto 0) & '1';
                          remainder_reg := remainder_reg(18 downto 0) & '0';
                     remainder_reg := '0' & remainder_reg(19 downto 11) & remainder_reg(9 downto 0);
         remainder <= remainder reg;
```

可以看到主要就是修改除頻器,並將顯示的細節拉出至顯示(dp)




以上第一張主要表示本人拿被除數 64 · 除數 3 做運算 · 確認 dp 為正常運作 · 於 0 結果為餘數 · 1 為商數 ·

第二章主要展示結果,餘數結果由下而上為 0001,商數結果為 0021,符 合運算結果。



以上第一張主要表示本人拿被除數 7,除數 11 做運算,確認 dp 為正常運作,於 0 結果為餘數,1 為商數。

第二章主要展示結果,餘數結果由下而上為 0007,商數結果為 0000,符 合運算結果。




以上第一張主要表示本人拿被除數 9 · 除數 9 做運算 · 確認 dp 為正常運作 · 於 0 結果為餘數 · 1 為商數 ·

第二章主要展示結果,餘數結果由下而上為 0001, 商數結果為 0000, 符 合運算結果。

#### 補充:

```
if sw1 = '0' then
       divisor <= XY;
process(clk,start)
variable remainder_reg:std_logic_vector(19 downto 0);
variable divisor_reg, tmp:std_logic_vector(9 downto 0);
    if start = '0' then
        divisor_reg := divisor;
        remainder_reg := ("000000000" & dividen & '0');
        cnt <= "0000";
    elsif (rising_edge(clk)) then
        if cnt < 10 then
           cnt <= cnt + 1;
            tmp := remainder_reg(19 downto 10) - divisor_reg;
            if(tmp(9) = '0') then
                remainder_reg := tmp(8 downto 0) & remainder_reg(9 downto 0) & '1';
                remainder_reg := remainder_reg(18 downto 0) & '0';
            remainder_reg := '0' & remainder_reg(19 downto 11) & remainder_reg(9 downto 0);
    remainder <= remainder_reg;</pre>
re <= remainder(19 downto 10);
q <= remainder(9 downto 0);</pre>
```


此程式碼主要目的為確認除法的正確性,確認結果進而驗證十段顯示器結果



從以上圖的第一個結果可以看出此除法的問題,遇到零時,因為被除數減 去除數必小於零,故每次左移補零,最終餘數、商皆為零。

# 加分題: X! (請用乘法做)

#### 第一次嘗試:



#### 前置作業

```
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity mul_nn is
      generic(number:integer range 1 to 32 :=4);
      port(
            X:in std_logic_vector(number-1 downto 0);
            Y:in std_logic_vector(number-1 downto 0);
            Ans:out std_logic_vector(2*number-1 downto 0):=(others => '0')
      type MulEhRow is array(0 to number-1) of std_logic_vector(number-1 downto 0);
      type AdTmp is array(0 to number-2) of std_logic_vector(number downto 0);
      signal mulEachRow : MulEhRow := (others => '0'));
      signal addTmp : AdTmp := (others => '0'));
      signal tmp:std_logic_vector(number-1 downto 0);
      component FA_nbit is
            generic(number:integer range 1 to 32);
                  A:in std logic vector(number-1 downto 0);
                  B:in std_logic_vector(number-1 downto 0);
                  cin:in std_logic;
                  Q:out std_logic_vector(number-1 downto 0);
                  cout:out std_logic
      process(X, Y)
            for i in 0 to (number-1) loop
                   for j in 0 to (number-1) loop
                         mulEachRow(i)(j) \leftarrow X(j)  and Y(i);
                  end loop:
End process;

(DP:for in 0 to number-2 generate

FIRST: if i = 0 generate

tmp <- ('0' & mulEachRow(i)(number-1 downto 1));
    FA:FA.nbit generic map(number) port map(tmp, mulEachRow(i+1), '0', addImp(i)(number-1 downto 0), addImp(i)(number));
    end generate FIRST;

MID: if (i > 0) and (i < number-1) generate
        FA0:FA.nbit generic map(number) port map(addImp(i-1)(number downto 1), mulEachRow(i+1), '0', addImp(i)(number-1 downto 0), addImp(i)(number));
    end generate MID;

LAST: if i = number-2 generate
        FA1:FA.nbit generic map(number) port map(addImp(i-1)(number downto 1), mulEachRow(i+1), '0', Ans(2*number-2 downto number-1), Ans(2*number-1))
    end generate LAST;
end generate LOST;
end generate LOST;</pre>
end generate LOP;
Ans(0) <= mulEachRow(0)(0);
process(addTmp)
    for i in 1 to (number-2) loop
   Ans(i) <= addTmp(i-1)(0);</pre>
             以上兩張為乘法電路,非快速乘法,就是前兩次的作業
                  (選擇此的好處是計算非跟著時脈走,一次算完)
```

```
library ieee;
     use ieee.std_logic_unsigned.all;
     use ieee.std_logic_1164.all;
     entity digits is
     port (
               BIN:in integer range 0 to 9999;
               num3: out integer range 0 to 9;
               num2: out integer range 0 to 9;
               num1: out integer range 0 to 9;
               num0: out integer range 0 to 9
               );
15
     end digits;
     architecture digits of digits is
     begin
          num3 <= BIN /1000;
                                                         -- 算出千位數
          num2 \le (BIN /100) \mod 10;
                                                         -- 算出百位數
                                                         -- 算出十位數
          num1 \leftarrow (BIN /10) \mod 10;
          num0 <= BIN mod 10;
                                                         -- 求出個位數
     end digits;
                     針對來源的轉換,最多接受 12。
  use ieee.std_logic_1164.all;
  use ieee.std_logic_unsigned.all;
          HEX:out std_logic_vector(6 downto 0)
  end decoder 7seg:
     HEX <= "1000000" when BCD = 0 else
"1111001" when BCD = 1 else
          "0010010" when BCD = 5 else
          "1111000" when BCD = 7 else
          "0000000" when BCD = 8 else
                        轉換每個位數至七段顯示器
```

#### 預測資料大小:

從以上結果可以看出,最多 12 階,驗證上方 vhdl 為何 10~12 位數直接輸出 0。且可以看出就算套 unsigned 也沒救,12 與 13 階之間差距過大。

```
use ieee.std_logic_1164.all;
        use ieee.std_logic_arith.all;
                     HEX0, HEX1, HEX2, HEX3:out std_logic_vector(6 downto 0);
dp_ans:out std_logic_vector(3 downto 0)
14
 15 varchitecture behavior of fab is
                                                                                                                                       -- 上次的乘法電路,懶惰蟲想吃老本: F
                      generic(number:integer range 1 to 32);
                            X:in std_logic_vector(number-1 downto 0);
                             Y:in std_logic_vector(number-1 downto 0);
                             Ans:out std_logic_vector(2*number-1 downto 0)
                            clk_out:out std_logic:='0'
                                BCD:in std_logic_vector(3 downto 0);
HEX:out std_logic_vector(6 downto 0)
                               BIN:in integer range 0 to 9999;
num3: out integer range 0 to 9;
num2: out integer range 0 to 9;
num1: out integer range 0 to 9;
num0: out integer range 0 to 9
                                 BIN:in integer range 0 to 999999999;
num11:out integer range 0 to 9;
num10:out integer range 0 to 9;
                                 num9: out integer range 0 to 9;
num8: out integer range 0 to 9;
num7: out integer range 0 to 9;
                                 num6: out integer range 0 to 9;
num5: out integer range 0 to 9;
                                 num3: out integer range 0 to 9;
num2: out integer range 0 to 9;
num1: out integer range 0 to 9;
                                 num0: out integer range 0 to 9
```

```
type INI_array is Array (0 to 3) of integer range 0 to 9;
type INI_array ans is Array (0 to 11) of integer range 0 to 9;
type ans_array is Array (0 to 12) of std_logic_vector(59 downto 0);
type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
signal numl: INI_array;
signal show:LOGIC_array;
signal num:INI_array.ans;
signal downto logic_vector(3 downto 0);
signal dp:std_logic_vector(3 downto 0);
signal flag:std_logic:='0';
signal tmp_ans:ans_array;
ans <= tmp ans(conv integer(sor))(29 downto 0);
U1:digits port map(conv_integer(sor), num1(3), num1(2), num1(1), num1(0)); - 來層筆位數
U2:digits_large port map(conv_integer(ans), num(1), num(10), num(9), num(8), num(7), num(6), num(5), num(4), num(3), num(2), num(1), num(0));-- 结果各位數
               show(0) <= conv_std_logic_vector(num1(0),4);</pre>
               show(1) <= conv_std_logic_vector(num1(1),4);</pre>
               show(2) <= conv_std_logic_vector(num1(2),4);</pre>
              show(3) <= conv_std_logic_vector(num1(3),4);</pre>
         dp <= "1000";
elsif(start = '1') then</pre>
               if (rising_edge(clk_out)) then
                    if (dp = "1000") then
                                                                                                        -- 共陽接角,亮一顆小點(最低四位結果)
                         show(0) <= conv_std_logic_vector(num(0),4);</pre>
                          show(1) <= conv_std_logic_vector(num(1),4);</pre>
                         show(2) <= conv_std_logic_vector(num(2),4);</pre>
                         show(3) <= conv_std_logic_vector(num(3),4);</pre>
                    dp <= "1110";
elsif(dp = "1110") then
                                                                                                        -- 迭代下一個輸出結果
-- 共陽接角,亮兩顆小點(中間四位結果)
                        show(0) <= conv_std_logic_vector(num(4),4);</pre>
                         show(1) <= conv_std_logic_vector(num(5),4);</pre>
                    show(3) <= conv_std_logic_vector(num(7),4);
dp <= "1100";
elsif(dp = "1100") then</pre>
                       show(0) <= conv_std_logic_vector(num(8),4);
                         show(1) <= conv_std_logic_vector(num(9),4);</pre>
                          show(2) <= conv_std_logic_vector(num(10),4);</pre>
                         show(3) <= conv_std_logic_vector(num(11),4);</pre>
                         dp <= "1000";
    HEX0_part:decoder_7seg port map(show(0),HEX0);
     HEX1_part:decoder_7seg port map(show(1),HEX1);
     HEX2_part:decoder_7seg port map(show(2),HEX2);
     HEX3_part:decoder_7seg port map(show(3),HEX3);
     dp_ans <= dp;
```

以上為此加分題主要的 code,藉由前置作業提供的 code,最終完善此項課題。值得注意的是狀態的輪播本人是以放開 start 當作開始的信號,即按下 start 只是鎖定輸入,並決定輸出哪個結果當作答案。

但是,並非放開才開始計算,之後本人會補充為何不使用此方法而使用全部都計算完,看您輸入的數字決定輸出哪項結果。

#### 細部說明:

理想上,一開始在已知最多 30bits 是輸入極限,乘法結果自然是 60bits,因此只要一個結果: signal ans: std\_logic\_vector(59 downto 0):="59 個零+'1'"。最後一個 1 是為了符合 0! = 1,依照高階程式語言如 C++、python,很自然的會拿這個去迭帶 for 迴圈,mul:mul\_nn generic map(30) port map(ans(29 downto 0), conv\_std\_logic\_vector(I, 30), ans);。但是結果就是 390 個 ERROR。首先確定的是,目前的作業我都很盡責的沒有找槍手代打,所以我 100000000% 肯定乘法電路絕對沒問題,他那報錯幾乎肯定是循環輸入問題。


確認完問題,接下來考慮解決途徑,看上去,那報錯應該是我 ans 接出去又拿回來重新當輸入迭帶出現的問題,因此我需要的是多組答案而非個答案一直循環(寫了三小時看到 390 ERROR 真的會 S...,當然我也修過了,但沒救,直接找別的方法)。

在基本題寫完,我思考了一下,一開始的限制是 for 一定要 generate(因為我需要用到自己寫的乘法器),可是我要的是開關撥到多少就吐出幾階,因此他不是一個 static 輸入,一定要用 generic(使用這個語法與 signal 不同的是他是一個 static input,因此只要 port map 12 次就可以列舉所有範圍內結果),這會導致我需要在寫一個 vhdl 去暴力列舉每階層的結果以確保運行的正確。拋開這問題不談,我實在修不好這循環輸入問題…那~何不暴力一點每階都做?

每階都做的好處有,解決了 static 輸入問題(因為已知所有都要做,直接跑到最大值 12),為了方便搜尋,第一次迭帶我使用 ans(0) = "59 個零+1 個一"當作 迭帶條件,0!=1 且第一次是(1! = 1),這代表要拿出一階我只要 ans(1),二階就是 ans(2),以此類推,最大到 ans(12),這就非常合理:)

```
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port HEX0[6] :: @time = 999010.000 ps
     Expected value = 0000000
     Real value = 1000000
# ERROR! Vector Mismatch for output port HEX1[6] :: @time = 999010.000 ps
     Expected value = 0000000
     Real value = 1000000
# ERROR! Vector Mismatch for output port HEX2[6] :: @time = 999010.000 ps
     Expected value = 0000000
     Real value = 1000000
# ERROR! Vector Mismatch for output port HEX3[6] :: @time = 999010.000 ps
     Expected value = 0000000
     Real value = 1000000
# ERROR! Vector Mismatch for output port HEX0[0] :: @time = 6670010.000 ps
     Expected value = 0000000
     Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[3] :: @time = 6670010.000 ps
     Expected value = 0000000
     Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[4] :: @time = 6670010.000 ps
     Expected value = 0000000
     Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[5] :: @time = 6670010.000 ps
     Expected value = 0000000
     Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[2] :: @time = 13340010.000 ps
     Expected value = 0000000
     Real value = 0100100
#
```

可以看到為了跑全部的結果,必定超過 1us,且因為設定 1s 切換狀態,clk 必定也是縮到最小,且因為這東西最高只接受 100us,熟悉的東西又跑出來了,我猜猜...大概一小時過後就會跑出來了,反正程式碼是不可能再改的:)



是的,雖然上面看起來好恐怖,但只要綠綠的就好了,這傲嬌的東西一定 會吐出對的結果給我的....一定...吧。反正他說在轉波形就代表我成功了,一定 是這樣。



雖然 30 分鐘就這麼過了...依然還是沒有結果吐出來,但是看在他這隻怪獸一人吃了四分之一的資源...他應該還在努力中,讓子彈再飛一下。

Master Time Bar: 0 ps			Pointer: 948.98 ns			Interval: 948.98 ns		Start:		End:	
Name	Value at 0 ps	0 ps 0 ps	2.56 us	5.12 us	7.68 us	10.24 us	12.8 us	15.36 us	17.92 us	20.48 us	23.04 us
₿- dk	B 0	mmmmm	unnunnun	nnnnnnnnn	nnnnnnnn	mmmmm		unnunnunun	ınnınınını	nnnnnnnnn	nnnnnnnnn
> X	U 0		0		X	1	X		2	X	3
start start	B 1				TU TO THE						
∌ → HEX0	B XXXXXXXX	XXXXXXXXX 00000	1111001 X 10	00000 (1111001	00 1111001	1000000	(1111001)(000000)	0100100 X	1000000 0100	0100 (000110000 0000010 )	1000000 (000
∌ → HEX1	B XXXXXXX	(XXXXXXXXX						1000000			
∌ → HEX2	B XXXXXXXX	(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX							1000000		
⇒ HEX3	B 1XXX00X	(1XXX00X)									1000000

	Name	Value at 0 ps	25.6 us 2	28.16 us	30.72 us	33.28 us	35.84 us	38.4 us	40.96 us	43.52 us	46.08 us
in	dk							попопопоп			
in		UO	X	0000000000	4	X	5	00000000000	X	6	X
19		B 1									
25	HEX0	B XXXXXXXX	010 X1000000X 00	)11001 X	1000000 X 00	011001 0000 01001	100000	0	X 0000010 X	1000000	X110
3	HEX1	B XXXXXXXX		X0100100 X	1000000 0	100100 × 1000000 × 01001	00 1000000	X0100100 X	1000000 (01001	00 X 1000000	X0100100 X1000000
3	HEX2	B XXXXXXXX				X11110	001 1000000	X1111001 X	1000000 × 11110	00 1000000	X1111000 X
255	HEX3	B 1XXX00X									
Mas	tor Time	Bar: 0 ps		1	Pointer: 46.41	ne .	Interval: 46	41 us	Q	art:	
1100	ter rime		40	.64 us	51.2 us	53.76 us	56.32 us	58.88 us			0 us 66.
	Name	Value at 0 ps	ıs 48.	.04 us	31.2 us	33.70 us	30.32 us	30.00 us	5 01.441	15 04.	y us 00
8-	dk	В 0	unnnnnu	תתתתתתת	nnnnnnn	nnnnnnnnn		mmmm	nnnnnnnn	mmmmm	
354	> X	U O		7		X	8		X	9	
8-	start	B 1									
25	> HEX0	B XXXXXXXX	X110X	1000	000	X0000000X 100	0000 X 0011001 X	1000000	01100(100) 1000000 X	0000010 X 100	0000 (0000010)
25	> HEX1	B XXXXXXXX	000000 (0011001)	1000000	X0011001 X	1000000 X010	0100 \( 1000000	(0100100)	(1000000 \ 00000000 \	0110000 \( 1000000	X 0000000 X 0110000
35	> HEX2	B XXXXXXXX		10000	100	X011	0000 \ 1000000	(0110000)	(1000000 X 00000000 X	1000000	X0000000 X 1000
85	> HEX3	B 1XXX00X	(0010010)	1000000	X 0010010 X		1000000		X0100100X	1000000	X0100100 X 1000
Mas	ter Time I	Bar: 0 ps			Pointer: 66.09 u	IS	Interval: 66.0	09 us	Star	t:	
	Name	Value at 0 ps	66.56 us	69.12 us	71.68 us	74.24 us	76.8 us	79	.36 us 83	1.92 us	84.48 us
in_	dk	B 0		nnnnnnnnn	nnnnnnnnn				1000000000000	nnnnnnnnnn	
5	> X	U O	X	10		X	11		Х	12	
is.	start	B 1									
3	> HEX0	B XXXXXXX	10 1000000	X0100100 X	1000000	X10010X 1111001	(1000000) (1111001)	1000000	(1)0100100	1000000 × 0011	001 1000000
25	> HEX1	B XXXXXXX	00 00/1111001/ 1000	0000 X 0000010 X	1000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	(1000000 \ 0010000	1000000	X0X11100X	1000	000
85	> HEX2	B XXXXXXXX	1000000 × 0000	0000 X 0110000 X	1000000 X 000000	0 X11000C 1000000	(0000000) (0010000)	X 1000000 X 0000	000 (0)(000000)(00000	10 X 0010000 X 1000	000 × 0000010 ×00100
35	> HEX3	B 1XXX00X	1000000 X 0000	0000 X 10000	00 × 000000	0 X 1000000	(0000010 \ 0110000	X 1000000 X 0000	010 (0) 000000 11110	01 X 1111000 X 1000	000 X 1111001 X11110
	- 1	VI L 2	± ill hn/\	. 므로 시시 디디	<u></u> — :ππ.			日半次	/L det 201 /L	. /⊞	(田 #十

以上為此加分題的所有波形圖,我相信你也跟我沒什麼耐心一個一個對, 於是我寫了下面的東西,將 dp 與結果十進制拉了出來,一切都值觀了許多。

#### 細部說明:


可以看到在按下 start 決定完輸入後,並非馬上進入循環,因為需要等待除頻器。且除頻器正緣偵測條件有用必須建立在放開 start 的前提下,意思是如果一直按著不放,會進不了循環,無法顯示答案。

```
參考檔案: fab_quick.vhd
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
                     dp_ans:out std_logic_vector(3 downto 0);
ans_result:out std_logic_vector(29 downto 0);
                                                                                                                                                                                                                    -- 配合HEX顯示,查看小數點是否依照順序輪播
-- 接出結果,直接看數字
                         X:in std_logic_vector(number-1 downto 0);
                     Ans:out std_logic_vector(2*number-1 downto 0);
);
                            BIN:in integer range 0 to 9999;
num3: out integer range 0 to 9;
num2: out integer range 0 to 9;
num1: out integer range 0 to 9;
num0: out integer range 0 to 9
                            BIN:in integer range 0 to 999999999; num11:out integer range 0 to 9; num12:out integer range 0 to 9; num2: out integer range 0 to 9; num3: out integer range 0 to 9;
```

```
· 小數點輪播
剛開機,哈部不顯示
      UI:digits port map(conv_integer(sor), num1(3), num1(2), num1(3), num1(9));

· 來源色數
UI:digits_large port map(conv_integer(tmp_ans(conv_integer(sor))(29 downto 0)), num(11), num(10), num(9), num(9), num(6), num(5), num(4), num(3), num(2), num(1), num(0));

· 沒是包數
                if (start = '0') then
  flag <= '1';
  dp <= "1000";</pre>
                    show(0) <= conv_std_logic_vector(num1(0),4);</pre>
                    show(1) <= conv_std_logic_vector(num1(1),4);</pre>
                    show(2) <= conv_std_logic_vector(num1(2),4);
                show(3) <= conv_std_logic_vector(num1(3),4);
elsif(start = '1' and flag = '1') then
-- if (rising_edge(clk_out)) then
                     if (rising_edge(clk)) then
                              show(0) <= conv_std_logic_vector(num(0),4);
                              show(1) <= conv_std_logic_vector(num(1),4);
show(2) <= conv_std_logic_vector(num(2),4);
show(3) <= conv_std_logic_vector(num(3),4);</pre>
                          dp <= "1110";
elsif(dp = "1110") then</pre>
                              show(0) <= conv_std_logic_vector(num(4),4);</pre>
                               show(1) <= conv_std_logic_vector(num(5),4);</pre>
                               show(2) <= conv_std_logic_vector(num(6),4);</pre>
                         show(3) <= conv_std_logic_vector(num(7),4);
dp <= "1100";
elsif(dp = "1100") then</pre>
                               show(1) <= conv_std_logic_vector(num(9),4);</pre>
                               show(2) <= conv_std_logic_vector(num(10),4);</pre>
                               show(3) <= conv_std_logic_vector(num(11),4);</pre>
           dp ans <= dp;
              HEX0_part:decoder_7seg port map(show(0),HEX0);
              HEX1_part:decoder_7seg port map(show(1),HEX1);
              HEX2_part:decoder_7seg port map(show(2),HEX2);
              HEX3_part:decoder_7seg port map(show(3),HEX3);
        以上 code 為排除除頻器的操作,並將所有需要知道的結果拉出,以確保
正確。
```



## 心得

透過此次的實驗,我更清楚的了解到 vhdl 這語言同時進行的特性,在寫 code 的過程中撞到了許多次的 multiple assign error,雖然迄今為止,我還是沒有搞得很懂他到底幾個意思,反正我選擇繞路,如果我不能聰明的解決問題,那就用最噁心暴力的方式,如果解決不了問題,肯定是我還不夠暴力。