

數位系統設計作業

HW1

學號：01257027 | 姓名：林承羿

題目: 用 2 to 4 decoder with en 組成 4 to 16 decoder with en

程式碼


```

1  library IEEE;
2  use ieee.std_logic_1164.all;
3
4  entity decoder2to4_enComdecoder4to16 is
5      port(
6          I:in std_logic_vector(3 downto 0);
7          en:in std_logic;
8          Y:out std_logic_vector(15 downto 0)
9      );
10 end decoder2to4_enComdecoder4to16;
11
12 architecture decoder2to4_enComdecoder4to16 of decoder2to4_enComdecoder4to16 is
13     signal decoder2to4_out:std_logic_vector(3 downto 0);
14
15 begin
16     decoder2to4_out <= "1111" when en = '1' else
17         "1110" when I(3 downto 2) = "00" else
18         "1101" when I(3 downto 2) = "01" else
19         "1011" when I(3 downto 2) = "10" else
20         "0111" when I(3 downto 2) = "11";
21
22     Y <= "0000000000000001" when (I(1 downto 0) = "00" and decoder2to4_out(0) = '0') else
23         "0000000000000010" when (I(1 downto 0) = "01" and decoder2to4_out(0) = '0') else
24         "0000000000000100" when (I(1 downto 0) = "10" and decoder2to4_out(0) = '0') else
25         "0000000000001000" when (I(1 downto 0) = "11" and decoder2to4_out(0) = '0') else
26
27         "0000000000100000" when (I(1 downto 0) = "00" and decoder2to4_out(1) = '0') else
28         "0000000001000000" when (I(1 downto 0) = "01" and decoder2to4_out(1) = '0') else
29         "0000000010000000" when (I(1 downto 0) = "10" and decoder2to4_out(1) = '0') else
30         "0000000100000000" when (I(1 downto 0) = "11" and decoder2to4_out(1) = '0') else
31
32         "0000001000000000" when (I(1 downto 0) = "00" and decoder2to4_out(2) = '0') else
33         "0000010000000000" when (I(1 downto 0) = "01" and decoder2to4_out(2) = '0') else
34         "0000100000000000" when (I(1 downto 0) = "10" and decoder2to4_out(2) = '0') else
35         "0001000000000000" when (I(1 downto 0) = "11" and decoder2to4_out(2) = '0') else
36
37         "0001000000000000" when (I(1 downto 0) = "00" and decoder2to4_out(3) = '0') else
38         "0010000000000000" when (I(1 downto 0) = "01" and decoder2to4_out(3) = '0') else
39         "0100000000000000" when (I(1 downto 0) = "10" and decoder2to4_out(3) = '0') else
40         "1000000000000000" when (I(1 downto 0) = "11" and decoder2to4_out(3) = '0') else
41         "0000000000000000";
42 end decoder2to4_enComdecoder4to16;

```


波形圖

1. 例外處理：



顯現出如果 enable 為 1，全部輸出皆為 0，而非保留上一狀態

2. 全部：



表現出全部輸出皆符合預先預期，在第 1 個 bit 上輸出為 1

心得：

從此次實驗的過程中，我更熟悉如何撰寫 VHDL 語言，知悉其語法。上方波形圖也有明確表現出例外處理，關於如果在執行中途遇到 enable 觸發，確實如同程式碼表達的全部位元皆為 0，而非保留上一狀態的結果。

也了解到如果並非像本人所寫全部 bit 都一次輸入，而是分成四段分別判斷，需要在 enable 為觸發時將上一結果全部清為 0，否則結果會出現多於一個 1 的狀況。