

數位系統設計作業

HW8

學號: 01257027 | 姓名: 林承羿

第一題: X/Y

前置流程：

```
1  library ieee;
2  use ieee.std_logic_unsigned.all;
3  use ieee.std_logic_1164.all;
4
5
6  entity digits is
7  port(
8      BIN:in integer range 0 to 9999;
9      num3: out integer range 0 to 9;
10     num2: out integer range 0 to 9;
11     num1: out integer range 0 to 9;
12     num0: out integer range 0 to 9
13 );
14
15 end digits;
16
17 architecture digits of digits is
18 begin
19
20     num3 <= BIN /1000;           -- 算出千位數
21     num2 <= (BIN /100) mod 10;  -- 算出百位數
22     num1 <= (BIN /10) mod 10;   -- 算出十位數
23     num0 <= BIN mod 10;         -- 求出個位數
24
25
26 end digits;
```

七段顯示器顯示輸入(X, Y, 餘數, 商)皆是以此轉換

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity decoder_7seg is
6      PORT(
7          BCD:in std_logic_vector(3 downto 0);
8          HEX:out std_logic_vector(6 downto 0)
9      );
10 end decoder_7seg;
11
12 architecture decoder_7seg of decoder_7seg is
13 begin
14
15     HEX <= "1000000" when BCD = 0 else -- 根據七段顯示器的排列(0為暗，1為亮)，顯示出人眼方便識別的數字
16         "1111001" when BCD = 1 else
17         "0100100" when BCD = 2 else
18         "0110000" when BCD = 3 else
19         "0011001" when BCD = 4 else
20         "0010010" when BCD = 5 else
21         "0000010" when BCD = 6 else
22         "1111000" when BCD = 7 else
23         "0000000" when BCD = 8 else
24         "0010000" when BCD = 9 else
25         "1111111"; -- 不會用到，但符合語法要求
26 end decoder_7seg;

```

將對應數字轉成方便觀看的七段顯示器

程式碼

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity div is
7      port(
8          clk:in std_logic;
9          XY:in std_logic_vector(9 downto 0);
10         sw0:in std_logic;
11         sw1:in std_logic;
12         start:in std_logic;
13         HEX0,HEX1,HEX2,HEX3:out std_logic_vector(6 downto 0)
14     );
15 end div;
16
17 architecture MUL_ver1 of div is
18     component digits is
19         port(
20             BIN:in integer range 0 to 9999;
21             num3: out integer range 0 to 9;
22             num2: out integer range 0 to 9;
23             num1: out integer range 0 to 9;
24             num0: out integer range 0 to 9
25         );
26     end component;
27
28
29
30     component decoder_7seg is
31         PORT(
32             BCD:in std_logic_vector(3 downto 0);
33             HEX:out std_logic_vector(6 downto 0)
34         );
35     end component;
36

```

```

37 signal cnt:std_logic_vector(3 downto 0); -- 指撥開關最多10個，且除法做bits次，最多10次
38 signal cnt1:std_logic_vector(25 downto 0); -- 除頻器(延長顯示時間)
39 signal divisor, dividen:std_logic_vector(9 downto 0); -- 除數、被除數
40 signal remainder:std_logic_vector(19 downto 0); -- 左(餘)右(商)
41
42
43 type INT_array is Array (0 to 3) of integer range 0 to 9;
44 type INT_array_large is Array (0 to 7) of integer range 0 to 9;
45 type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
46 signal divisor_num, dividen_num: INT_array; -- 除數、被除數(顯示數字)
47 signal remainder_num: INT_array_large; -- 餘數、商(顯示數字)
48 signal show:LOGIC_array; -- 顯示數字(轉成七段顯示器)
49 signal flag:std_logic; -- 接受start，確定開始除法
50 signal dp:std_logic_vector(3 downto 0); -- 小數點輪播(表示餘數)
51 begin
52     process(clk) -- 除頻器
53     begin
54         if clk'event and clk = '1' then
55             cnt1 <= cnt1 + 1;
56         end if;
57     end process;
58
59
60     process(sw0) -- 確定被除數
61     begin
62         if sw0 = '0' then
63             dividen <= XY;
64         end if;
65     end process;
66
67     process(sw0,start) -- 開始除法
68     begin
69         if sw0 = '0' and start = '1' then
70             flag <= '0';
71         elsif sw0 = '1' and start = '0' then
72             flag <= '1';
73         end if;
74     end process;
75
76     process(sw1) -- 確定除數
77     begin
78         if sw1 = '0' then
79             divisor <= XY;
80         end if;
81     end process;
82
83     process(clk,start) -- 除法開始(以 10 clk 為一次週期)，於確認start信號
84     variable remainder_reg:std_logic_vector(19 downto 0);
85     variable divisor_reg, tmp:std_logic_vector(9 downto 0); -- 以 tmp 存放相減結果，避免小於零復原動作
86     begin
87         if start = '0' then -- 按下按鈕，先做初始化動作
88             tmp := (others => '0');
89             divisor_reg := divisor;
90             remainder_reg := ("000000000" & dividen & '0'); -- 補零、左移 1 bit
91             cnt <= "0000";
92         elsif (rising_edge(clk)) then
93             if cnt < 10 then
94                 cnt <= cnt + 1;
95                 tmp := remainder_reg(19 downto 10) - divisor_reg; -- 相減
96                 if(tmp(9) = '0') then -- 最高位數判斷是否大於零
97                     remainder_reg := tmp(8 downto 0) & remainder_reg(9 downto 0) & '1'; -- 大於零，左移併補一
98                 else -- 以 tmp 避免還原，左移補零
99                     remainder_reg := remainder_reg(18 downto 0) & '0';
100                 end if;
101             elsif (cnt = 10) then -- 確保 cnt = 10 只會執行一次(餘數只會右移一次)
102                 cnt <= cnt + 1; -- 左半右移
103                 remainder_reg := '0' & remainder_reg(19 downto 11) & remainder_reg(9 downto 0);
104             end if;
105         end if;
106         remainder <= remainder_reg; -- 於 process 結束前回填 variable 至 signal
107     end process;

```



```

1008 U0:digits port map(Conv_integer(remainder(19 downto 10)),remainder_num(7),remainder_num(6),remainder_num(5),remainder_num(4)); -- 將餘數轉成十進位
1009 U1:digits port map(Conv_integer(remainder(9 downto 0)),remainder_num(3),remainder_num(2),remainder_num(1),remainder_num(0)); -- 將商數轉成十進位
1010 U2:digits port map(Conv_integer(dividen),dividen_num(3),dividen_num(2),dividen_num(1),dividen_num(0)); -- 將被除數轉成十進位
1011 U3:digits port map(Conv_integer(divisor),divisor_num(3),divisor_num(2),divisor_num(1),divisor_num(0)); -- 將除數轉成十進位
1012
1013
1014 show(0) <= conv_std_logic_vector(dividen_num(0),4) when sw0 = '0' else -- 按下 sw0 顯示被除數十進位
1015         conv_std_logic_vector(divisor_num(0),4) when sw1 = '0' else -- 按下 sw1 顯示除數十進位
1016         conv_std_logic_vector(remainder_num(0),4) when cnt1(25) = '0' and flag = '1' else -- 餘數十進位 (配合除頻器延長顯示)
1017         conv_std_logic_vector(remainder_num(4),4) when cnt1(25) = '1' and flag = '1' else -- 商數十進位 (配合除頻器延長顯示)
1018         "1111";
1019
1020 show(1) <= conv_std_logic_vector(dividen_num(1),4) when sw0 = '0' else
1021         conv_std_logic_vector(divisor_num(1),4) when sw1 = '0' else
1022         conv_std_logic_vector(remainder_num(1),4) when cnt1(25) = '0' and flag = '1' else
1023         conv_std_logic_vector(remainder_num(5),4) when cnt1(25) = '1' and flag = '1' else
1024         "1111";
1025
1026 show(2) <= conv_std_logic_vector(dividen_num(2),4) when sw0 = '0' else
1027         conv_std_logic_vector(divisor_num(2),4) when sw1 = '0' else
1028         conv_std_logic_vector(remainder_num(2),4) when cnt1(25) = '0' and flag = '1' else
1029         conv_std_logic_vector(remainder_num(6),4) when cnt1(25) = '1' and flag = '1' else
1030         "1111";
1031
1032
1033 show(3) <= conv_std_logic_vector(dividen_num(3),4) when sw0 = '0' else
1034         conv_std_logic_vector(divisor_num(3),4) when sw1 = '0' else
1035         conv_std_logic_vector(remainder_num(3),4) when cnt1(25) = '0' and flag = '1' else
1036         conv_std_logic_vector(remainder_num(7),4) when cnt1(25) = '1' and flag = '1' else
1037         "1111";
1038
1039 dp <= (others => '0') when (flag = '1' and cnt1(25) = '1') else (others => '1'); -- 餘數小數點 (配合除頻器延長顯示)
1040
1041
1042 HEX0_part:decoder_7seg port map(show(0),HEX0); -- 將十進位數字轉成七段顯示
1043 HEX1_part:decoder_7seg port map(show(1),HEX1);
1044 HEX2_part:decoder_7seg port map(show(2),HEX2);
1045 HEX3_part:decoder_7seg port map(show(3),HEX3);
1046 end MUL_ver1;

```

以上為主要程式碼，實現除法電路。

為更快看到結果，去除除頻器 (波型圖也以此為主)：

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5  entity div_quick is
6  port(
7      clk:in std_logic;
8      XY:in std_logic_vector(9 downto 0);
9      sw0:in std_logic;
10     sw1:in std_logic;
11     start:in std_logic;
12     dp:out std_logic_vector(3 downto 0); -- 接出來看看是否在餘數時顯示
13     HEX0,HEX1,HEX2,HEX3:out std_logic_vector(6 downto 0)
14 );
15 end div_quick;
16 architecture MUL_ver1 of div_quick is
17     component digits is
18     port(
19         BIN:in integer range 0 to 9999;
20         num3: out integer range 0 to 9;
21         num2: out integer range 0 to 9;
22         num1: out integer range 0 to 9;
23         num0: out integer range 0 to 9
24     );
25     end component;
26     component decoder_7seg is
27     PORT(
28         BCD:in std_logic_vector(3 downto 0);
29         HEX:out std_logic_vector(6 downto 0)
30     );
31     end component;

```

```

32 signal cnt:std_logic_vector(3 downto 0); -- 指撥開關最多10個，且除法做bits次，最多10次
33 signal cnt1:std_logic_vector(25 downto 0); -- 除頻器
34 signal divisor, dividen:std_logic_vector(9 downto 0); -- 除數、被除數
35 signal remainder:std_logic_vector(19 downto 0); -- 左(餘)右(商)
36 type INT_array is Array (0 to 3) of integer range 0 to 9;
37 type INT_array_large is Array (0 to 7) of integer range 0 to 9;
38 type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
39 signal divisor_num, dividen_num: INT_array; -- 除數、被除數
40 signal remainder_num: INT_array_large; -- 餘數、商
41 signal show:LOGIC_array;
42 signal flag:std_logic;
43 begin
44     process(clk)
45     begin
46         if clk'event and clk = '1' then
47             cnt1 <= cnt1 + 1;
48         end if;
49     end process;
50     process(sw0) -- 被除數
51     begin
52         if sw0 = '0' then
53             dividen <= XY;
54         end if;
55     end process;
56     process(sw0,start)
57     begin
58         if sw0 = '0' and start = '1' then
59             flag <= '0';
60         elsif sw0 = '1' and start = '0' then
61             flag <= '1';
62         end if;
63     end process;
64     process(sw1) -- 除數
65     begin
66         if sw1 = '0' then
67             divisor <= XY;
68         end if;
69     end process;
70     process(clk,start)
71     variable remainder_reg:std_logic_vector(19 downto 0);
72     variable divisor_reg, tmp:std_logic_vector(9 downto 0);
73     begin
74         if start = '0' then
75             tmp := (others => '0');
76             divisor_reg := divisor;
77             remainder_reg := ("000000000" & dividen & '0');
78             cnt <= "0000";
79         elsif (rising_edge(clk)) then
80             if cnt < 10 then
81                 cnt <= cnt + 1;
82                 tmp := remainder_reg(19 downto 10) - divisor_reg;
83                 if(tmp(9) = '0') then
84                     remainder_reg := tmp(8 downto 0) & remainder_reg(9 downto 0) & '1';
85                 else
86                     remainder_reg := remainder_reg(18 downto 0) & '0';
87                 end if;
88             elsif (cnt = 10) then
89                 cnt <= cnt + 1;
90                 remainder_reg := '0' & remainder_reg(19 downto 11) & remainder_reg(9 downto 0);
91             end if;
92         end if;
93         remainder <= remainder_reg;
94     end process;

```


```

95: U0:digits port map(Conv_integer(remainder(19 downto 10)),remainder_num(7),remainder_num(6),remainder_num(5),remainder_num(4));
96: U1:digits port map(Conv_integer(remainder(9 downto 0)),remainder_num(3),remainder_num(2),remainder_num(1),remainder_num(0));
97: U2:digits port map(Conv_integer(dividen),dividen_num(3),dividen_num(2),dividen_num(1),dividen_num(0));
98: U3:digits port map(Conv_integer(divisor),divisor_num(3),divisor_num(2),divisor_num(1),divisor_num(0));
99: show(0) <= conv_std_logic_vector(dividen_num(0),4) when sw0 = '0' else
100:   conv_std_logic_vector(divisor_num(0),4) when sw1 = '0' else
101:   conv_std_logic_vector(remainder_num(0),4) when clk = '0' and flag = '1' else
102:   conv_std_logic_vector(remainder_num(4),4) when clk = '1' and flag = '1' else
103:   "1111";
104: show(1) <= conv_std_logic_vector(dividen_num(1),4) when sw0 = '0' else
105:   conv_std_logic_vector(divisor_num(1),4) when sw1 = '0' else
106:   conv_std_logic_vector(remainder_num(1),4) when clk = '0' and flag = '1' else
107:   conv_std_logic_vector(remainder_num(5),4) when clk = '1' and flag = '1' else
108:   "1111";
109: show(2) <= conv_std_logic_vector(dividen_num(2),4) when sw0 = '0' else
110:   conv_std_logic_vector(divisor_num(2),4) when sw1 = '0' else
111:   conv_std_logic_vector(remainder_num(2),4) when clk = '0' and flag = '1' else
112:   conv_std_logic_vector(remainder_num(6),4) when clk = '1' and flag = '1' else
113:   "1111";
114: show(3) <= conv_std_logic_vector(dividen_num(3),4) when sw0 = '0' else
115:   conv_std_logic_vector(divisor_num(3),4) when sw1 = '0' else
116:   conv_std_logic_vector(remainder_num(3),4) when clk = '0' and flag = '1' else
117:   conv_std_logic_vector(remainder_num(7),4) when clk = '1' and flag = '1' else
118:   "1111";
119: dp <= (others => '0') when (flag = '1' and clk = '1') else (others => '1');
120: HEX0_part:decoder_7seg port map(show(0),HEX0);
121: HEX1_part:decoder_7seg port map(show(1),HEX1);
122: HEX2_part:decoder_7seg port map(show(2),HEX2);
123: HEX3_part:decoder_7seg port map(show(3),HEX3);
124: end MUL_ver1;

```

可以看到主要就是修改除頻器，並將顯示的細節拉出至顯示(dp)

波形圖



以上第一張主要表示本人拿被除數 64，除數 3 做運算，確認 dp 為正常運作，於 0 結果為餘數，1 為商數。

第二章主要展示結果，餘數結果由下而上為 0001，商數結果為 0021，符合運算結果。

補充：

程式碼

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity div_watch is
7  port(
8      clk:in std_logic;
9      XY:in std_logic_vector(9 downto 0);
10     sw0:in std_logic;
11     sw1:in std_logic;
12     start:in std_logic;
13     re, q:out std_logic_vector(9 downto 0)
14 );
15 end div_watch;
16
17 architecture MUL_ver1 of div_watch is
18     signal cnt:std_logic_vector(3 downto 0);
19     signal divisor, dividen:std_logic_vector(9 downto 0);
20     signal remainder:std_logic_vector(19 downto 0);
21     signal flag:std_logic;
22 begin
23     process(sw0)
24     begin
25         if sw0 = '0' then
26             dividen <= XY;
27         end if;
28     end process;
29
30     process(sw0,start)
31     begin
32         if sw0 = '0' and start = '1' then
33             flag <= '0';
34         elsif sw0 = '1' and start = '0' then
35             flag <= '1';
36         end if;
37     end process;
```

```


38
39 process(sw1)
40 begin
41     if sw1 = '0' then
42         divisor <= XY;
43     end if;
44 end process;

45
46 process(clk,start)
47 variable remainder_reg:std_logic_vector(19 downto 0);
48 variable divisor_reg, tmp:std_logic_vector(9 downto 0);
49 begin
50     if start = '0' then
51         tmp := (others => '0');
52         divisor_reg := divisor;
53         remainder_reg := ("000000000" & dividen & '0');
54         cnt <= "0000";
55     elsif (rising_edge(clk)) then
56         if cnt < 10 then
57             cnt <= cnt + 1;
58             tmp := remainder_reg(19 downto 10) - divisor_reg;
59             if(tmp(9) = '0') then
60                 remainder_reg := tmp(8 downto 0) & remainder_reg(9 downto 0) & '1';
61             else
62                 remainder_reg := remainder_reg(18 downto 0) & '0';
63             end if;
64         elsif (cnt = 10) then
65             cnt <= cnt + 1;
66             remainder_reg := '0' & remainder_reg(19 downto 11) & remainder_reg(9 downto 0);
67         end if;
68     end if;
69     remainder <= remainder_reg;
70 end process;
71 re <= remainder(19 downto 10);
72 q <= remainder(9 downto 0);
73 end MUL_ver1;


```

此程式碼主要目的為確認除法的正確性，確認結果進而驗證七段顯示器結果

波形圖



從以上圖的結果可以看出此除法需要在一定範圍內，受到 MSB 無條件左移 1 bit 影響，1023 輸入是一個不合法的。



從以上圖的第一個結果可以看出此除法的問題，遇到零時，因為被除數減去除數必小於零，故每次左移補零，最終餘數、商皆為零。

加分題: X! (請用乘法做)

第一次嘗試：

File Edit View Project Assignments Processing Tools Window Help

fab

Project Navigator

Files

design/fab_wrong.vhd

design/mul_nbit.vhd

design/FA_nbit.vhd

design/mul_nn.vhd

Hierarchy Files Design Unit

Tasks

Flow: Compilation Customize...

Task

Compile Design

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Flow Messages

Flow Suppressed Messages

Flow Summary

Flow Status

Quartus II 64-Bit Version

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Total logic elements

Total combinational functions

Dedicated logic registers

Total registers

Flow Failed - Sat Nov 16 08:57:48 2024

13.1.0 Build 162 10/23/2013 SJ Full Version

fab

fab_wrong

Cyclone III

EP3C16F484C6

Final

N/A until Partition Merge

N/A until Partition Merge

N/A until Partition Merge

N/A until Partition Merge

All

<<Search>>

Type ID Message

> 12014 Net "tmp_ans[26]", which fans out to "digits_large:U2|BIN[26]", cannot be assigned more than one value

> 12014 Net "tmp_ans[25]", which fans out to "digits_large:U2|BIN[25]", cannot be assigned more than one value

> 12014 Net "tmp_ans[24]", which fans out to "digits_large:U2|BIN[24]", cannot be assigned more than one value

> 12014 Net "tmp_ans[23]", which fans out to "digits_large:U2|BIN[23]", cannot be assigned more than one value

> 12014 Net "tmp_ans[22]", which fans out to "digits_large:U2|BIN[22]", cannot be assigned more than one value

> 12014 Net "tmp_ans[21]", which fans out to "digits_large:U2|BIN[21]", cannot be assigned more than one value

> 12014 Net "tmp_ans[20]", which fans out to "digits_large:U2|BIN[20]", cannot be assigned more than one value

> 12014 Net "tmp_ans[19]", which fans out to "digits_large:U2|BIN[19]", cannot be assigned more than one value

> 12014 Net "tmp_ans[18]", which fans out to "digits_large:U2|BIN[18]", cannot be assigned more than one value

> 12014 Net "tmp_ans[17]", which fans out to "digits_large:U2|BIN[17]", cannot be assigned more than one value

> 12014 Net "tmp_ans[16]", which fans out to "digits_large:U2|BIN[16]", cannot be assigned more than one value

> 12014 Net "tmp_ans[15]", which fans out to "digits_large:U2|BIN[15]", cannot be assigned more than one value

> 12014 Net "tmp_ans[14]", which fans out to "digits_large:U2|BIN[14]", cannot be assigned more than one value

> 12014 Net "tmp_ans[13]", which fans out to "digits_large:U2|BIN[13]", cannot be assigned more than one value

> 12014 Net "tmp_ans[12]", which fans out to "digits_large:U2|BIN[12]", cannot be assigned more than one value

> 12014 Net "tmp_ans[11]", which fans out to "digits_large:U2|BIN[11]", cannot be assigned more than one value

> 12014 Net "tmp_ans[10]", which fans out to "digits_large:U2|BIN[10]", cannot be assigned more than one value

> 12014 Net "tmp_ans[9]", which fans out to "digits_large:U2|BIN[9]", cannot be assigned more than one value

> 12014 Net "tmp_ans[8]", which fans out to "digits_large:U2|BIN[8]", cannot be assigned more than one value

> 12014 Net "tmp_ans[7]", which fans out to "digits_large:U2|BIN[7]", cannot be assigned more than one value

> 12014 Net "tmp_ans[6]", which fans out to "digits_large:U2|BIN[6]", cannot be assigned more than one value

> 12014 Net "tmp_ans[5]", which fans out to "digits_large:U2|BIN[5]", cannot be assigned more than one value

> 12014 Net "tmp_ans[4]", which fans out to "digits_large:U2|BIN[4]", cannot be assigned more than one value

> 12014 Net "tmp_ans[3]", which fans out to "digits_large:U2|BIN[3]", cannot be assigned more than one value

> 12014 Net "tmp_ans[2]", which fans out to "digits_large:U2|BIN[2]", cannot be assigned more than one value

> 12014 Net "tmp_ans[1]", which fans out to "digits_large:U2|BIN[1]", cannot be assigned more than one value

> 12014 Net "tmp_ans[0]", which fans out to "digits_large:U2|BIN[0]", cannot be assigned more than one value

> Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 390 errors, 7 warnings

Messages

System (6) / Processing (59)

謝謝~390 個 ERROR

先左轉適合笨蛋的基本題：P

頁 10

前置作業

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity div_1s is
7      port(
8          clk:in std_logic;
9          clk_out:out std_logic:='0'
10     );
11 end div_1s;
12
13 architecture bhv of div_1s is
14     signal cnt:unsigned(31 downto 0):=(others => '0');    -- 絕對夠用的計算存放空間，並歸零
15     signal clk_tmp:std_logic:='0';
16 begin
17     process(clk)
18     begin
19         if(rising_edge(clk)) then                        -- 累加時脈
20             if(cnt = 50000000) then                      -- 50MHZ = MSB 為 1s
21                 cnt <= (others => '0');                  -- 歸零
22                 clk_tmp <= not clk_tmp;                  -- 製造除頻的clk
23             else
24                 cnt <= cnt + 1;                          -- 小於目標就繼續累加時脈
25             end if;
26         end if;
27     end process;
28     clk_out <= clk_tmp;                                  -- 輸出
29 end bhv;
```

時脈除頻為 1s


```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5  entity mul_nn is
6      generic(number:integer range 1 to 32 :=4);
7      port(
8          X:in std_logic_vector(number-1 downto 0);
9          Y:in std_logic_vector(number-1 downto 0);
10         Ans:out std_logic_vector(2*number-1 downto 0):=(others => '0')
11     );
12 end mul_nn;
13 architecture Behavioral of mul_nn is
14     type MulEhRow is array(0 to number-1) of std_logic_vector(number-1 downto 0);
15     type AdTmp is array(0 to number-2) of std_logic_vector(number downto 0);
16     signal mulEachRow : MulEhRow := (others => (others => '0'));
17     signal addTmp : AdTmp := (others => (others => '0'));
18     signal tmp:std_logic_vector(number-1 downto 0);
19     component FA_nbit is
20         generic(number:integer range 1 to 32);
21         port(
22             A:in std_logic_vector(number-1 downto 0);
23             B:in std_logic_vector(number-1 downto 0);
24             cin:in std_logic;
25             Q:out std_logic_vector(number-1 downto 0);
26             cout:out std_logic
27         );
28     end component;
29 begin
30     process(X, Y)
31     begin
32         for i in 0 to (number-1) loop
33             for j in 0 to (number-1) loop
34                 mulEachRow(i)(j) <= X(j) and Y(i);
35             end loop;
36         end loop;
37     end process;
38     LOP:for i in 0 to number-2 generate
39     FIRST: if i = 0 generate
40         tmp <= ('0' & mulEachRow(i)(number-1 downto 1));
41         FA:FA_nbit generic map(number) port map(tmp, mulEachRow(i+1), '0', addTmp(i)(number-1 downto 0), addTmp(i)(number));
42     end generate FIRST;
43     MID: if (i > 0) and (i < number-1) generate
44         FA0:FA_nbit generic map(number) port map(addTmp(i-1)(number downto 1), mulEachRow(i+1), '0', addTmp(i)(number-1 downto 0), addTmp(i)(number));
45     end generate MID;
46     LAST: if i = number-2 generate
47         FA1:FA_nbit generic map(number) port map(addTmp(i-1)(number downto 1), mulEachRow(i+1), '0', Ans(2*number-2 downto number-1), Ans(2*number-1));
48     end generate LAST;
49 end generate LOP;
50 Ans(0) <= mulEachRow(0)(0);
51 process(addTmp)
52 begin
53     for i in 1 to (number-2) loop
54         Ans(i) <= addTmp(i-1)(0);
55     end loop;
56 end process;
57 end Behavioral;

```

以上兩張為乘法電路，非快速乘法，就是前兩次的作業
(選擇此的好處是計算非跟著時脈走，一次算完)

```

1  library ieee;
2  use ieee.std_logic_unsigned.all;
3  use ieee.std_logic_1164.all;
4
5
6  entity digits_large is
7  port(
8      BIN:in integer range 0 to 999999999; -- 最多9位數，且最高位是2，九個九不可能超過輸入上限，且範圍依然在 int 限制內
9      num11:out integer range 0 to 9:=0;
10     num10:out integer range 0 to 9:=0;
11     num9: out integer range 0 to 9:=0;
12     num8: out integer range 0 to 9:=0;
13     num7: out integer range 0 to 9:=0;
14     num6: out integer range 0 to 9:=0;
15     num5: out integer range 0 to 9:=0;
16     num4: out integer range 0 to 9:=0;
17     num3: out integer range 0 to 9:=0;
18     num2: out integer range 0 to 9:=0;
19     num1: out integer range 0 to 9:=0;
20     num0: out integer range 0 to 9:=0
21 );
22
23 end digits_large;
24
25 architecture digits of digits_large is
26 begin
27     num11<= 0; -- 爆出int range，不可能輸出數字，必為0
28     num10<= 0; -- 爆出int range，不可能輸出數字，必為0
29     num9 <= 0; -- 爆出int range，不可能輸出數字，必為0
30     num8 <= BIN/100000000;
31     num7 <= (BIN/10000000) mod 10;
32     num6 <= (BIN/1000000) mod 10;
33     num5 <= (BIN/100000) mod 10;
34     num4 <= (BIN/10000) mod 10;
35     num3 <= (BIN/1000) mod 10; -- 算出千位數
36     num2 <= (BIN/100) mod 10; -- 算出百位數
37     num1 <= (BIN/10) mod 10; -- 算出十位數
38     num0 <= BIN mod 10; -- 求出個位數
39 end digits;

```

上圖是針對答案作的處理，根據資料的預測判斷上限並給出設定極限值

```

1  library ieee;
2  use ieee.std_logic_unsigned.all;
3  use ieee.std_logic_1164.all;
4
5
6  entity digits is
7  port(
8      BIN:in integer range 0 to 9999;
9      num3: out integer range 0 to 9;
10     num2: out integer range 0 to 9;
11     num1: out integer range 0 to 9;
12     num0: out integer range 0 to 9
13 );
14
15 end digits;
16
17 architecture digits of digits is
18 begin
19
20     num3 <= BIN /1000;           -- 算出千位數
21     num2 <= (BIN /100) mod 10;  -- 算出百位數
22     num1 <= (BIN /10) mod 10;   -- 算出十位數
23     num0 <= BIN mod 10;         -- 求出個位數
24
25
26 end digits;

```

針對來源的轉換，最多接受 12。

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity decoder_7seg is
6  PORT(
7      BCD:in std_logic_vector(3 downto 0);
8      HEX:out std_logic_vector(6 downto 0)
9  );
10 end decoder_7seg;
11
12 architecture decoder_7seg of decoder_7seg is
13 begin
14
15     HEX <= "1000000" when BCD = 0 else           -- 根據七段顯示器的排列(0為暗，1為亮)，顯示出人眼方便識別的數字
16           "1111001" when BCD = 1 else
17           "0100100" when BCD = 2 else
18           "0110000" when BCD = 3 else
19           "0011001" when BCD = 4 else
20           "0010010" when BCD = 5 else
21           "0000010" when BCD = 6 else
22           "1111000" when BCD = 7 else
23           "0000000" when BCD = 8 else
24           "0010000" when BCD = 9 else
25           "1111111";                             -- 不會用到，但符合語法要求
26 end decoder_7seg;

```

轉換每個位數至七段顯示器

預測資料大小：

```
limit.py > ...
1 if __name__ == "__main__":
2     ans = 1
3     for i in range(1, 16):
4         ans = ans*i
5         YN = "Y" if (ans < int(2147483647)) else "N"
6         print(f"{i:<2} : {ans:<13}, len : {len(str(ans))<2}, bits len : {ans.bit_length():<2}, display : {YN}")
7
```

問題 輸出 偵錯主控台 終端機 連接埠 註解

> poetry shell
Spawning shell within C:\Users\Magician\Desktop\PyClass\.venv
PowerShell 7.4.6
Loading personal and system profiles took 1883ms.
(pyclass-py3.12) > python .\limit.py

i	ans	len	bits len	display
1	1	1	1	Y
2	2	1	2	Y
3	6	1	3	Y
4	24	2	5	Y
5	120	3	7	Y
6	720	3	10	Y
7	5040	4	13	Y
8	40320	5	16	Y
9	362880	6	19	Y
10	3628800	7	22	Y
11	39916800	8	26	Y
12	479001600	9	29	Y
13	6227020800	10	33	N
14	87178291200	11	37	N
15	1307674368000	13	41	N

(pyclass-py3.12) CPU: 61% | RAM: 9/15GB 87ms
home\Desktop\PyClass

從以上結果可以看出，最多 12 階，驗證上方 vhdl 為何 10~12 位數直接輸出 0。且可以看出就算套 unsigned 也沒救，12 與 13 階之間差距過大。

程式碼

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity fab is
7  port(
8      X:in std_logic_vector(9 downto 0);
9      start:in std_logic;
10     clk:in std_logic;
11     HEX0, HEX1, HEX2, HEX3:out std_logic_vector(6 downto 0);
12     dp_ans:out std_logic_vector(3 downto 0)
13 );
14 end fab;
15 architecture behavior of fab is
16     component mul_nn is
17         generic(number:integer range 1 to 32);
18         port(
19             X:in std_logic_vector(number-1 downto 0);
20             Y:in std_logic_vector(number-1 downto 0);
21             Ans:out std_logic_vector(2*number-1 downto 0)
22         );
23     end component;
24
25     component div_1s is
26     port(
27         clk:in std_logic;
28         clk_out:out std_logic:='0'
29     );
30 end component;
31
32     component decoder_7seg is
33     PORT(
34         BCD:in std_logic_vector(3 downto 0);
35         HEX:out std_logic_vector(6 downto 0)
36     );
37 end component;
38
39     component digits is
40     port(
41         BIN:in integer range 0 to 9999;
42         num3: out integer range 0 to 9;
43         num2: out integer range 0 to 9;
44         num1: out integer range 0 to 9;
45         num0: out integer range 0 to 9
46     );
47 end component;
48
49
50     component digits_large is
51     port(
52         BIN:in integer range 0 to 999999999;
53         num11:out integer range 0 to 9;
54         num10:out integer range 0 to 9;
55         num9: out integer range 0 to 9;
56         num8: out integer range 0 to 9;
57         num7: out integer range 0 to 9;
58         num6: out integer range 0 to 9;
59         num5: out integer range 0 to 9;
60         num4: out integer range 0 to 9;
61         num3: out integer range 0 to 9;
62         num2: out integer range 0 to 9;
63         num1: out integer range 0 to 9;
64         num0: out integer range 0 to 9
65     );
66 end component;
```

-- 上次的乘法電路，懶惰蟲想吃老本：P

-- 除頻器

-- 位數大的恐怖，經過計算，最多12位顯示，13會爆out int range

細部說明：

理想上，一開始在已知最多 30bits 是輸入極限，乘法結果自然是 60bits，因此只要一個結果：`signal ans : std_logic_vector(59 downto 0):="59 個零+'1'"`。最後一個 1 是為了符合 $0! = 1$ ，依照高階程式語言如 C++、python，很自然的會拿這個去迭帶 for 迴圈，`mul:mul_nn generic map(30) port map(ans(29 downto 0), conv_std_logic_vector(1, 30), ans);`。但是結果就是 390 個 ERROR。首先確定的是，目前的作業我都很盡責的沒有找槍手代打，所以我 100000000% 肯定乘法電路絕對沒問題，他那報錯幾乎肯定是循環輸入問題。

確認完問題，接下來考慮解決途徑，看上去，那報錯應該是我 ans 接出去又拿回來重新當輸入迭帶出現的問題，因此我需要的是多組答案而非個答案一直循環(寫了三小時看到 390 ERROR 真的會 S...，當然我也修過了，但沒救，直接找別的方法)。

在基本題寫完，我思考了一下，一開始的限制是 for 一定要 generate(因為我需要用到自己寫的乘法器)，可是我要的是開關撥到多少就吐出幾階，因此他不是一個 static 輸入，一定要用 generic(使用這個語法與 signal 不同的是他是一個 static input，因此只要 port map 12 次就可以列舉所有範圍內結果)，這會導致我需要在寫一個 vhdl 去暴力列舉每階層的結果以確保運行的正確。拋開這問題不談，我實在修不好這循環輸入問題...那~何不暴力一點每階都做？

每階都做的好處有，解決了 static 輸入問題(因為已知所有都要做，直接跑到最大值 12)，為了方便搜尋，第一次迭帶我使用 `ans(0) = "59 個零+1 個一"`當作迭帶條件， $0!=1$ 且第一次是 $(1! = 1)$ ，這代表要拿出一階我只要 `ans(1)`，二階就是 `ans(2)`，以此類推，最大到 `ans(12)`，這就非常合理：)

結果就是，沒有了循環輸入問題，可以理解的是每次拿前一次的結果與 for 迭帶數字相乘，拿到新的階層當作下一次迭帶的資本，如此一來就結案了。

波形圖

```
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.

# ERROR! Vector Mismatch for output port HEX0[6] :: @time = 999010.000 ps
#   Expected value = 0000000
#   Real value = 1000000
# ERROR! Vector Mismatch for output port HEX1[6] :: @time = 999010.000 ps
#   Expected value = 0000000
#   Real value = 1000000
# ERROR! Vector Mismatch for output port HEX2[6] :: @time = 999010.000 ps
#   Expected value = 0000000
#   Real value = 1000000
# ERROR! Vector Mismatch for output port HEX3[6] :: @time = 999010.000 ps
#   Expected value = 0000000
#   Real value = 1000000

# ERROR! Vector Mismatch for output port HEX0[0] :: @time = 6670010.000 ps
#   Expected value = 0000000
#   Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[3] :: @time = 6670010.000 ps
#   Expected value = 0000000
#   Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[4] :: @time = 6670010.000 ps
#   Expected value = 0000000
#   Real value = 1111001
# ERROR! Vector Mismatch for output port HEX0[5] :: @time = 6670010.000 ps
#   Expected value = 0000000
#   Real value = 1111001

# ERROR! Vector Mismatch for output port HEX0[2] :: @time = 13340010.000 ps
#   Expected value = 0000000
#   Real value = 0100100
```

可以看到為了跑全部的結果，必定超過 1us，且因為設定 1s 切換狀態，clk 必定也是縮到最小，且因為這東西最高只接受 100us，熟悉的東西又跑出來了，我猜猜...大概一小時過後就會跑出來了，反正程式碼是不可能再改的：)


```

Simulation Flow Progress

# ERROR! Vector Mismatch for output port HEX0[2] :: @time = 13340010.000 ps
#   Expected value = 0000000
#   Real value = 0100100

# ERROR! Vector Mismatch for output port HEX0[1] :: @time = 33340010.000 ps
#   Expected value = 0000000
#   Real value = 0010010

# ERROR! Vector Mismatch for output port HEX1[0] :: @time = 66680010.000 ps
#   Expected value = 0000000
#   Real value = 1111001
# ERROR! Vector Mismatch for output port HEX1[3] :: @time = 66680010.000 ps
#   Expected value = 0000000
#   Real value = 1111001
# ERROR! Vector Mismatch for output port HEX1[4] :: @time = 66680010.000 ps
#   Expected value = 0000000
#   Real value = 1111001
# ERROR! Vector Mismatch for output port HEX1[5] :: @time = 66680010.000 ps
#   Expected value = 0000000
#   Real value = 1111001

#      14 mismatched vectors : Simulation failed !
# ** Note: $finish   : fab.vwf.vt(689)
# Time: 100 us Iteration: 0 Instance: /fab_vlg_vec_tst/tb_out

Completed successfully.

**** Converting ModelSim VCD to vector waveform ****


Reading C:/Users/Magician/Desktop/Practice/Teach/week10/output_vwf/fab.vwf...
Reading C:/Users/Magician/Desktop/Practice/Teach/week10/simulation/qsim/fab.msim.vcd...


```

是的，雖然上面看起來好恐怖，但只要綠綠的就好了，這傲嬌的東西一定會吐出對的結果給我的....一定...吧。反正他說在轉波形就代表我成功了，一定是這樣。

quartus.exe (2)		23.3%	642.7 MB	0 MB/秒	0 Mbps
Quartus II 64-Bit - C:/Us...					
Simulation Waveform E...					

雖然 30 分鐘就這麼過了...依然還是沒有結果吐出來，但是看在他這隻怪獸一人吃了四分之一的資源...他應該還在努力中，讓子彈再飛一下。





細部說明：


可以看到在按下 start 決定完輸入後，並非馬上進入循環，因為需要等待除頻器。且除頻器正緣偵測條件有用必須建立在放開 start 的前提下，意思是如果一直按著不放，會進不了循環，無法顯示答案。

程式碼

參考檔案：fab_quick.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4 use ieee.std_logic_arith.all;
5
6 entity fab_quick is
7     port(
8         X:in std_logic_vector(9 downto 0);
9         start:in std_logic;
10        clk:in std_logic;
11        dp_ans:out std_logic_vector(3 downto 0);
12        ans_result:out std_logic_vector(29 downto 0);
13        HEX0, HEX1, HEX2, HEX3:out std_logic_vector(6 downto 0)
14    );
15 end fab_quick;
16
17 architecture behavior of fab_quick is
18     component mul_nn is
19         generic(number:integer range 1 to 32);
20         port(
21             X:in std_logic_vector(number-1 downto 0);
22             Y:in std_logic_vector(number-1 downto 0);
23             Ans:out std_logic_vector(2*number-1 downto 0)
24         );
25     end component;
26
27     component div_1s is
28         port(
29             clk:in std_logic;
30             clk_out:out std_logic:= '0'
31         );
32     end component;
33
34     component decoder_7seg is
35         PORT(
36             BCD:in std_logic_vector(3 downto 0);
37             HEX:out std_logic_vector(6 downto 0)
38         );
39     end component;
40
41     component digits is
42         port(
43             BIN:in integer range 0 to 9999;
44             num3: out integer range 0 to 9;
45             num2: out integer range 0 to 9;
46             num1: out integer range 0 to 9;
47             num0: out integer range 0 to 9
48         );
49     end component;
50
51     component digits_large is
52         port(
53             BIN:in integer range 0 to 999999999;
54             num11:out integer range 0 to 9;
55             num10:out integer range 0 to 9;
56             num9: out integer range 0 to 9;
57             num8: out integer range 0 to 9;
58             num7: out integer range 0 to 9;
59             num6: out integer range 0 to 9;
60             num5: out integer range 0 to 9;
61             num4: out integer range 0 to 9;
62             num3: out integer range 0 to 9;
63             num2: out integer range 0 to 9;
64             num1: out integer range 0 to 9;
65             num0: out integer range 0 to 9
66         );
67     end component;
68
69     signal clk_out:std_logic;
70     -- signal ans:std_logic_vector(29 downto 0):=(others => '0');
71     signal sor:std_logic_vector(29 downto 0):=(others => '0');
72
73     -- 配合HEX顯示，查看小數點是否依照順序輪播
74     -- 接出結果，直接看數字
75
76     -- 上次的乘法電路，懶惰蟲想吃老本：P
77
78     -- 除頻器
79
80     -- 位數大的恐怖，經過計算，最多12位顯示，13會爆int range
81
82     -- 除頻器輸出
83     -- 最多30 bits 可以容納12的階層顯示
```


波形圖



心得

透過此次的實驗，我更清楚的了解到 vhdl 這語言同時進行的特性，在寫 code 的過程中撞到了許多次的 multiple assign error，雖然迄今為止，我還是沒有搞得很懂他到底幾個意思，反正我選擇繞路，如果我不能聰明的解決問題，那就用最噁心暴力的方式，如果解決不了問題，肯定是我還不夠暴力。