

數位系統設計作業

HW10

學號: 01257027 | 姓名: 林承羿

第一題

前置：

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity Add_32bit is
6      port(
7          A:in std_logic_vector(31 downto 0);
8          B:in std_logic_vector(31 downto 0);
9          Result:out std_logic_vector(31 downto 0)
10     );
11 end Add_32bit;
12 architecture Add_32bit of Add_32bit is
13
14 begin
15
16     Result <= A + B;
17
18 end Add_32bit;
```

32 bits 加法

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity ALU is
6      port(
7          A:in std_logic_vector(31 downto 0);
8          B:in std_logic_vector(31 downto 0);
9          Operation:in std_logic_vector(3 downto 0);
10         ALUresult:out std_logic_vector(31 downto 0);
11         Zero:out std_logic
12     );
13
14 end ALU;
15 architecture ALU of ALU is
16     signal tmp: std_logic_vector(31 downto 0);
17 begin
18     -- 定義運算規則
19     tmp <= A or B when Operation = "0000" else
20           A and B when Operation = "0001" else
21           A + B when Operation = "0010" else
22           A - B when Operation = "0110" else
23           A nor B when Operation = "1100" else
24           x"00000001" when Operation = "0111" and A < B else
25           x"00000000" when Operation = "0111" else
26           x"FFFFFFFF";
27
28     ALUresult <= tmp;
29     Zero <= '1' when tmp = x"00000000" else
30           '0';
31
32
33
34 end ALU;

```

定義 ALU 運算規則

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity ALUControl is
6      port(
7          ALUOp:in std_logic_vector(1 downto 0);
8          Inst5_0:in std_logic_vector(5 downto 0); --func of R type inst
9          Operation:out std_logic_vector(3 downto 0)
10     );
11 end ALUControl;
12 architecture ALUControl of ALUControl is
13 begin
14
15     Operation <= "0010" when ALUOp = "00" else -- lw sw
16     "0110" when ALUOp = "01" else -- beq
17     "0010" when ALUOp = "10" and Inst5_0 = "100000" else -- (+)
18     "0110" when ALUOp = "10" and Inst5_0 = "100010" else -- (-)
19     "0000" when ALUOp = "10" and Inst5_0 = "100100" else -- (or)
20     "0001" when ALUOp = "10" and Inst5_0 = "100101" else -- (and)
21     "0111" when ALUOp = "10" and Inst5_0 = "101010" else -- (slt)
22     "1111";
23
24 end ALUControl;

```

經初步分類後細部規範指令運算模式

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  entity Control is
5      port(
6          Inst31_26:in std_logic_vector(5 downto 0); .....
7          Jump:out std_logic;
8          Halt:out std_logic;
9          RegImport:out std_logic;
10         RegOutport:out std_logic;
11         RegDst:out std_logic;
12         Branch:out std_logic;
13         MemRead:out std_logic;
14         MemtoReg:out std_logic;
15         ALUOp:out std_logic_vector(1 downto 0);
16         MemWrite:out std_logic;
17         ALUSrc:out std_logic;
18         RegWrite:out std_logic
19     );
20 end Control;
21 architecture Control of Control is
22     signal tmp:std_logic_vector(12 downto 0);
23 begin
24     -- op code
25     tmp <= "0000100100010" when inst31_26 = 0 else      --R
26           "0000011110000" when inst31_26 = 35 else    --lw
27           "0000010001000" when inst31_26 = 43 else    --sw
28           "0000000000101" when inst31_26 = 4 else    --beq
29           "0010000100011" when inst31_26 = 63 else    --RegImport
30           "0001000000011" when inst31_26 = 62 else    --RegOutportout
31           "0100000000011" when inst31_26 = 61 else    --Halt
32           "1000000000011" when inst31_26 = 2 else    --Jump
33           "0000000000000";
34     Jump <= tmp(12);
35     Halt <= tmp(11);
36     RegImport <= tmp(10);
37     RegOutport <= tmp(9);
38
39     RegDst <= tmp(8);
40     ALUSrc <= tmp(7);
41     MemtoReg <= tmp(6);
42     RegWrite <= tmp(5);
43     MemRead <= tmp(4);
44     MemWrite <= tmp(3);
45     Branch <= tmp(2);
46     ALUOp <= tmp(1 downto 0);
47 end Control;

```

規定好各種控制線


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  entity Registers is
5      port(
6          clk:in std_logic;
7          Reset:in std_logic;
8          RegWrite:in std_logic;
9          Read_register1:in integer range 0 to 31;
10         Read_register2:in integer range 0 to 31;
11         Write_register:in integer range 0 to 31;
12         Write_data:in std_logic_vector(31 downto 0);
13         Read_data1:out std_logic_vector(31 downto 0);
14         Read_data2:out std_logic_vector(31 downto 0)
15     );
16 end Registers;
17
18 architecture Registers of Registers is
19
20     type reg_array is array (0 to 31) of std_logic_vector( 31 downto 0 );
21     signal reg_files : reg_array;
22 begin
23
24     Read_data1 <= reg_files(Read_register1);
25     Read_data2 <= reg_files(Read_register2);
26
27     process(clk,Reset)
28     begin
29         if Reset = '0' then
30             for i in 0 to 31 loop
31                 reg_files(i) <= (others => '0'); -- 全部歸零
32             end loop;
33         elsif clk'event and clk = '1' then
34             if RegWrite = '1' then
35                 reg_files(Write_register) <= Write_data; -- 寫入暫存器
36             end if;
37         end if;
38     end process;

```

暫存器管理，包括讀、寫暫存器

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5  entity Sign_extend is -- 立即值延伸MSB
6      port(
7          Inst15_0:in std_logic_vector(15 downto 0);
8          Extendout:out std_logic_vector(31 downto 0)
9      );
10 end Sign_extend;
11 architecture Sign_extend of Sign_extend is
12
13 begin
14
15     Extendout <= "0000000000000000"&Inst15_0 when Inst15_0(15) = '0' else
16         "1111111111111111"&Inst15_0;
17
18 end Sign_extend;

```

I type 指令延伸

主要程式：

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.std_logic_arith.all;
5
6  entity MIPS is
7      port(
8          clk:in std_logic;
9          Reset:in std_logic;
10         --Input:in std_logic_vector(31 downto 0);
11         PCout:out std_logic_vector(7 downto 0);
12         ALUout:out std_logic_vector(31 downto 0);
13         Instout:out std_logic_vector(31 downto 0);
14         ALUopout:out std_logic_vector(3 downto 0);
15         Output:out std_logic_vector(31 downto 0)
16     );
17 end MIPS;
18 architecture MIPS of MIPS is
19
20     component Registers is
21         port(
22             clk:in std_logic;
23             Reset:in std_logic;
24             RegWrite:in std_logic;
25             Read_register1:in integer range 0 to 31;
26             Read_register2:in integer range 0 to 31;
27             Write_register:in integer range 0 to 31;
28             Write_data:in std_logic_vector(31 downto 0);
29             Read_data1:out std_logic_vector(31 downto 0);
30             Read_data2:out std_logic_vector(31 downto 0)
31         );
32     end component;
33
```

```

34  component ALU is
35      port(
36          A:in std_logic_vector(31 downto 0);
37          B:in std_logic_vector(31 downto 0);
38          Operation:in std_logic_vector(3 downto 0);
39          ALUresult:out std_logic_vector(31 downto 0);
40          Zero:out std_logic
41      );
42  end component;
43
44  component Data_memory is
45      port(
46          clk:in std_logic;
47          Address:in integer range 0 to 63;
48          Write_data:in std_logic_vector(31 downto 0);
49          MemWrite:in std_logic;
50          MemRead:in std_logic;
51          Read_data:out std_logic_vector(31 downto 0)
52      );
53  end component;
54
55  component Instruction_memory is
56      port(
57          Read_address:in integer range 0 to 63;
58          Instruction:out std_logic_vector(31 downto 0)
59      );
60  end component;
61
62

```

```

63     component Sign_extend is
64     port(
65         Inst15_0:in std_logic_vector(15 downto 0);
66         Extendout:out std_logic_vector(31 downto 0)
67     );
68     end component;
69
70     component Control is
71     port(
72         Inst31_26:in std_logic_vector(5 downto 0);
73         Jump:out std_logic;
74         Halt:out std_logic;
75         RegImport:out std_logic;
76         RegOutport:out std_logic;
77         RegDst:out std_logic;
78         Branch:out std_logic;
79         MemRead:out std_logic;
80         MemtoReg:out std_logic;
81         ALUOp:out std_logic_vector(1 downto 0);
82         MemWrite:out std_logic;
83         ALUSrc:out std_logic;
84         RegWrite:out std_logic
85     );
86     end component;
87
88     component ALUControl is
89     port(
90         ALUOp:in std_logic_vector(1 downto 0);
91         Inst5_0:in std_logic_vector(5 downto 0);
92         Operation:out std_logic_vector(3 downto 0)
93     );
94     end component;

```

```

95
96     component Add_32bit is
97     port(
98         A:in std_logic_vector(31 downto 0);
99         B:in std_logic_vector(31 downto 0);
100         Result:out std_logic_vector(31 downto 0)
101     );
102     end component;
103
104     signal Instruction:std_logic_vector(31 downto 0);
105     signal Extendout:std_logic_vector(31 downto 0);
106     signal Read_data1:std_logic_vector(31 downto 0);
107     signal Read_data2:std_logic_vector(31 downto 0);
108
109     signal ALUResult:std_logic_vector(31 downto 0);
110     signal ALU_B:std_logic_vector(31 downto 0);
111     signal Operation:std_logic_vector(3 downto 0);
112     signal Zero:std_logic;
113
114
115     signal Read_mem_data:std_logic_vector(31 downto 0);
116     signal PC:std_logic_vector(31 downto 0);
117     signal Jump,Halt,RegImport,RegOutport:std_logic;
118     signal Branch,RegDst,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite:std_logic;
119     signal ALUop:std_logic_vector(1 downto 0);
120
121     signal Read_register1,Read_register2,Write_register:integer range 0 to 31;
122     signal Write_data:std_logic_vector(31 downto 0);
123
124     signal Add_32bit_A:std_logic_vector(31 downto 0);
125     signal Add_32bit_B:std_logic_vector(31 downto 0);
126     signal AddResult:std_logic_vector(31 downto 0);
127
128 begin
129
130     --Program Counter
131     process(clk,reset)
132     begin
133         if reset = '0' then
134             PC <= (others => '0');
135         elsif clk'event and clk = '1' then
136             if Branch = '1' and Zero = '1' then
137                 PC <= AddResult;
138             elsif Jump = '1' then
139                 --else
140                 PC <= PC(31 downto 28)&Instruction(25 downto 0)&"00"; -- pc+26 bits 位置(指令4的倍數，無條件左移二)
141             elsif Halt = '0' then
142                 --else
143                 PC <= PC + 4;
144             end if;
145         end if;
146     end process;
147
148     --Instruction Memory
149
150     Inst_Memory_part:
151     Instruction_memory port map (conv_integer(PC(7 downto 2)),Instruction); -- 讀出指令
152
153
154

```



```

155 --Registers
156 Read_register1 <= conv_integer(Instruction(20 downto 16)) when RegOutport = '1' else -- (OUTP)/(R type/I type)
157      conv_integer(Instruction(25 downto 21));
158
159 Read_register2 <= conv_integer(Instruction(20 downto 16));
160
161 Write_register <= conv_integer(Instruction(20 downto 16)) when RegImport = '1' else --MUX (INP)/(I type/R type)
162      conv_integer(Instruction(20 downto 16)) when RegDst = '0' else --MUX
163      conv_integer(Instruction(15 downto 11));
164
165 Write_data <= x"0000"&Instruction(15 downto 0) when RegImport = '1' else --INP(直接讀數字)
166      ALUResult when MemtoReg = '0' else
167      Read_mem_data;
168
169 Output <= Read_data1 when RegOutport = '1' else --OUTP
170      x"FFFFFFF";
171
172 Register_part:
173 Registers port map (clk,Reset,RegWrite,Read_register1,Read_register2,Write_register, Write_data,Read_data1,Read_data2);
174
175
176 --ALU
177 ALU_B <= Read_data2 when ALUSrc = '0' else Extendout; -- 圖表規定
178
179 ALU_part:
180 ALU port map (Read_data1,ALU_B,Operation,ALUResult,Zero); -- 做運算
181
182
183 --Data Memory
184
185 Data_mem: -- 讀寫記憶體
186 Data_memory port map (clk,conv_integer(ALUResult(7 downto 2)),Read_data2,MemWrite,MemRead,Read_mem_data);
187
188 --Control 翻譯指令(初步分類)
189
190 Control_part:
191 Control port map (Instruction(31 downto 26),Jump,Halt,RegImport,RegOutport,RegDst,Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite);
192
193 --ALUControl 翻譯指令(細部計算)
194
195 ALUControl_part:
196 ALUControl port map (ALUOp,Instruction(5 downto 0),Operation);
197
198
199 --Sign_extend 立即值延位
200
201 Sign_extend_part:
202 Sign_extend port map (Instruction(15 downto 0),Extendout);
203
204
205 --Add_32bit
206 Add_32bit_A <= PC + 4;
207 Add_32bit_B <= Extendout(29 downto 0) & "00";
208
209 Add_32bit_part:
210 Add_32bit port map (Add_32bit_A,Add_32bit_B,AddResult);
211
212 PCout <= PC(7 downto 0); -- 指令行數
213 ALUout <= ALUResult;
214 Instout <= Instruction;
215 ALUopout <= Operation;
216
217 end MIPS;

```

以上為此次作業的主要程式

程式碼

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity Instruction_memory is      -- 指令存放地
6 port(
7     Read_address:in integer range 0 to 63;
8     Instruction:out std_logic_vector(31 downto 0)
9 );
10 end Instruction_memory;
11 architecture Instruction_memory of Instruction_memory is
12     type mem_array is array (0 to 63) of std_logic_vector( 31 downto 0 );
13     signal memory : mem_array := (
14         x"fc010001",x"fc020000",x"fc03000a",x"fc040013",x"fc070004",x"ac430000", x"10640003", x"00611820",x"00471020",x"00000005",
15         x"fc060000",x"fc020000",x"8c450000",x"f8050000",x"f8060000",x"00c53020",x"00471020",x"10a40001",
16         x"0000000c",x"f8060000",x"f4000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
17         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
18         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
19         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
20         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
21         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000");
22 begin
23
24     Instruction <= memory(Read_address);
25
26
27
28 end Instruction_memory;

```

以上為此基礎題的機械碼

\$1:每次加 1(存入值)

\$2:記憶體位置

\$3:存入值

\$4:停止位置

\$5:載入值


\$6:累加值

\$7:每次加 4(記憶體)

00	INP \$1, 1	fc010001	111111 00000 00001 00000000000000001	存入值+1
04	INP \$2, 0	fc020000	111111 00000 00010 00000000000000000	記憶體位置
08	INP \$3, 10	fc03000a	111111 00000 00011 00000000000001010	存入值
0C	INP \$4, 19	fc040013	111111 00000 00100 00000000000010011	停止位置
10	INP \$7, 4	fc070004	111111 00000 00111 0000000000000100	記憶體+4

14 loop1	SW \$3, 0(\$2)	ac430000	101011 00010 00011 0000000000000000	值存入記憶體
18	Beq \$3, \$4, next1	10640003	000100 00011 00100 0000000000000011	跳出迴圈
1C	Add \$3, \$1, \$3	00611820	000000 00011 00001 00011 00000100000	存入值+1
20	Add \$2, \$7, \$2	00471020	000000 00010 00111 00010 00000100000	記憶體位置+4
24	J loop1	08000005	000010 000000000000000000000001 01	迴圈 2
28 next1	INP \$6, 0	fc060000	111111 00000 00110 0000000000000000	累加值(答案)
2C	INP \$2, 0	fc020000	111111 00000 00010 0000000000000000	記憶體位置
30 loop2	LW \$5, 0(\$2)	8c450000	100011 00010 00101 0000000000000000	載入記憶體值
34	OUPt \$5	f8050000	111110 00000 00101 0000000000000000	輸出載入值
38	OUPt \$6	f8060000	111110 00000 00110 0000000000000000	輸出累加結果
3C	Add \$6, \$5, \$6	00c53020	000000 00110 00101 00110 00000100000	累加值更新
40	Add \$2, \$7, \$2	00471020	000000 00010 00111 00010 00000100000	記憶體位置+4
44	Beq \$5, \$4, next2	10a40001	000100 00101 00100 0000000000000001	跳出迴圈
48	J loop2	0800000c	000010 000000000000000000000011 00	迴圈 2
4C next2	OUPt \$6	f8060000	111110 00000 00110 0000000000000000	輸出結果
50	HALT	f4000000	111101 000000000000000000000000 00	停止

波形圖




第二題

程式碼

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity Instruction_memory is
6     port(
7         Read_address:in integer range 0 to 63;
8         Instruction:out std_logic_vector(31 downto 0)
9     );
10 end Instruction_memory;
11 architecture Instruction_memory of Instruction_memory is
12     type mem_array is array (0 to 63) of std_logic_vector( 31 downto 0 );
13     signal memory : mem_array := (
14         x"fc010001",x"fc020000",x"fc03000a",x"fc040013",x"fc070004",x"ac430000", x"10640003", x"00611820",x"00471020",x"00000005",
15         x"fc060000",x"fc020000",x"8c450000",x"f8050000",x"f8060000",x"00c53020",x"00471020",x"10a40001",
16         x"00000000",x"f8060000",x"f4000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
17         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
18         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
19         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
20         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
21         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000");
22 begin
23     Instruction <= memory(Read_address);
24
25
26
27
28 end Instruction_memory;
```

以上為此基礎題的機械碼

波形圖



```
AddSum.py X
AddSum.py > ...
1 if __name__ == "__main__":
2     start = int(10)
3     end = int(19)
4     sum = 0
5     for num in range(start, end+1, 1):
6         sum += num
7     print(f"The sum of numbers from {start} to {end} is {sum}")

問題 輸出 偵錯主控台 終端機 連接埠 註解
> python .\AddSum.py
• The sum of numbers from 10 to 19 is 145
• 06:54:25 CPU: 59% | RAM: 9/15GB 124ms
  home\Desktop\PyClass
```

證明答案確實是如此

加分題

程式碼

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_unsigned.all;
4
5 entity Instruction_memory is
6     port(
7         Read_address:in integer range 0 to 63;
8         Instruction:out std_logic_vector(31 downto 0)
9     );
10 end Instruction_memory;
11 architecture Instruction_memory of Instruction_memory is
12     type mem_array is array (0 to 63)of std_logic_vector( 31 downto 0 );
13     signal memory : mem_array := (
14
15         x"fc000000",x"fc010007",x"ac010000",x"fc010004",x"ac010004",x"fc010058", x"ac010008", x"fc010040",x"ac01000c",x"fc010022",
16         x"ac010010",x"fc01000a",x"ac010014",x"fc01005b",x"ac010018",x"fc010008",x"ac01001c",x"fc01003e",
17         x"ac010020",x"fc010009",x"ac010024",x"fc020004",x"fc030000",x"fc040024", x"fc070000",x"8c050000",
18         x"0065302a",x"10c70001",x"00a71220",x"f0030000",x"10040002",x"00070020",x"00000018",x"f0030000",
19         x"f4000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
20         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
21         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",
22         x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000",x"00000000");
23
24 begin
25     Instruction <= memory(Read_address);
26
27
28 end Instruction_memory;
```

以上為此加分題的機械碼

\$0:記憶體位置

\$1:記憶體值

\$2:記憶體位置+4

\$3:最大值

\$4:停止值

\$5:載入值

\$6:比較結果值


\$7:比較後跳躍?

00	INP \$0, 0	fc000000	111111 00000 00000 0000000000000000	記憶體位 置
04	INP \$1, 7	fc010007	111111 00000 00001 0000000000000111	記憶體值 7
08	SW \$1, 0(\$0)	ac010000	101011 00000 00001 0000000000000000	存值
0C	INP \$1, 4	fc010004	111111 00000 00001 0000000000000100	記憶體值 4
10	SW \$1, 4(\$0)	ac010004	101011 00000 00001 0000000000000100	存值
14	INP \$1, 88	fc010058	111111 00000 00001 0000000001011000	記憶體值 88
18	SW \$1, 8(\$0)	ac010008	101011 00000 00001 0000000000001000	存值
1C	INP \$1, 64	fc010040	111111 00000 00001 0000000001000000	記憶體值 64
20	SW \$1, 12(\$0)	ac01000c	101011 00000 00001 0000000000001100	存值
24	INP \$1, 34	fc010022	111111 00000 00001 0000000000100010	記憶體值 34
28	SW \$1, 16(\$0)	ac010010	101011 00000 00001 0000000000010000	存值
2C	INP \$1, 10	fc01000a	111111 00000 00001 0000000000001010	記憶體值 10
30	SW \$1, 20(\$0)	ac010014	101011 00000 00001 0000000000010100	存值
34	INP \$1, 91	fc01005b	111111 00000 00001 0000000001011011	記憶體值 91
38	SW \$1, 24(\$0)	ac010018	101011 00000 00001 0000000000011000	存值
3C	INP \$1, 8	fc010008	111111 00000 00001 0000000000001000	記憶體值 8
40	SW \$1, 28(\$0)	ac01001c	101011 00000 00001 0000000000011100	存值
44	INP \$1, 62	fc01003e	111111 00000 00001 0000000000111110	記憶體值 62

48	SW \$1, 32(\$0)	ac010020	101011 00000 00001 00000000000100000	存值
4C	INP \$1, 9	fc010009	111111 00000 00001 00000000000001001	記憶體值 9
50	SW \$1, 36(\$0)	ac010024	101011 00000 00001 00000000000100100	存值
54	INP \$2, 4	fc020004	111111 00000 00010 00000000000000100	記憶體間 隔
58	INP \$3, 0	fc030000	111111 00000 00011 00000000000000000	最大值
5C	INP \$4, 36	fc040024	111111 00000 00100 00000000000100100	停止值
60	INP \$7, 0	fc070000	111111 00000 00111 00000000000000000	載入必較 值
64 loop	LW \$5, 0(\$0)	8c050000	100011 00000 00101 00000000000000000	載入記憶 體值
68	Slt \$6, \$3, \$5	0065302a	000000 00011 00101 00110 00000101010	比較最大 值
6C	Beq \$6, \$7, cg	10c70001	000100 00110 00111 00000000000000001	比較最大 值
70	Add \$3, \$5, \$7	00a71820	000000 00101 00111 00011 00000100000	改值
74 cg	OUPT \$3	f8030000	111110 00000 00011 00000000000000000	輸出目前 最大
78	Beq \$0, \$4, next	10040002	000100 00000 00100 00000000000000010	跳出迴圈
7C	Add \$0, \$2, \$0	00020020	000000 00000 00010 00000 00000100000	記憶體位 置+4
80	J loop	08000018	000010 00000000000000000000011000	迴圈
84 next	OUPT \$3	f8030000	111110 00000 00011 00000000000000000	輸出最大 值
88	HALT	f4000000	111101 00000000000000000000000000000	停止

波形圖





The screenshot shows a code editor with two tabs: 'AddSum.py' and 'maxVal.py'. The 'maxVal.py' tab is active, displaying the following Python code:

```
1 if __name__ == "__main__":  
2     source = [7, 4, 88, 64, 34, 10, 91, 8, 62, 9]  
3     print("Max value:", max(source))
```

Below the code editor, there is a terminal window with the following content:

```
> python .\maxVal.py  
Max value: 91
```

At the bottom of the terminal, there is a status bar showing the following information:

- 07:06:16
- CPU: 60% | RAM: 9/15GB
- 91ms

Below the terminal window, there is a text box containing the text:

以上證明答案正確

心得

透過此次的實驗，我更了解 MIPS 的運作方式，透過組合語言轉成機械碼，並以此執行程式。也令我了解高階語言的一兩行程式是如此的具有威力，且這噁心的東西十分的不具人性，你怎麼會知道哪個地方自己眼睛花掉少看個一或零？只有當迴圈跑步出來卡死在路上才知道自己又又又得在全部重翻譯一遍，真的是看了一眼不會再想看第二眼，這鬼東西狗都不寫。