

數位系統設計作業 HW11

學號:01257027|姓名:林承羿

實作想法:

第一題

程式碼

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity Control is
            Inst31_26:in std_logic_vector(5 downto 0);
            SWImport:out std_logic;
            Jump:out std logic:
            Halt:out std logic;
            RegImport:out std logic;
            RegOutport:out std_logic;
            RegDst:out std_logic;
            Branch:out std_logic;
            MemRead:out std logic;
            MemtoReg:out std logic;
            ALUOp:out std logic vector(1 downto 0);
            MemWrite:out std logic;
            ALUSrc:out std_logic;
            RegWrite:out std_logic;
            OUTLED:out std_logic
end Control:
architecture Control of Control is
    signal tmp:std_logic_vector(14 downto 0);
                                                       -- 增加一個LED控制
    tmp <= "000000100100010" when inst31_26 = 0 else --R
           "000000011110000" when inst31 26 = 35 else --lw
             "000000010001000" when inst31_26 = 43 else --sw
             "000000000000101" when inst31_26 = 4 else --beq
             "000010000100011" when inst31_26 = 63 else --RegImport
             "000001000000011" when inst31_26 = 62 else -- RegOutportout
             "0001000000000011" when inst31_26 = 61 else --Halt
             "001000000000011" when inst31_26 = 2 else --Jump
             "010000000100011" when inst31_26 = 60 else --SWImport
             "1000000000000000" when inst31 26 = 26 else -- LED 控制 26
             "00000000000000000";
```

可以看到其中添加了 OUTLED, 作為題目要求的控制信號。

更改指令,此任務只是讓 LED 閃爍,並不涉及任何來源、目的暫存器更改,不需要存儲任何暫存器,故只需要 31~26 的位置設定為 26(本人設定 OUTLED 的 opcode)即可,兩個指令分別是 LED 亮,LED 暗,除了亮以外做其他事情都是暗的,故可以讓跳回第一個指令同時執行 LED 暗的結果。

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity MIPS is
            clk:in std_logic;
            SWin:in std_logic_vector(9 downto 0);
            Reset:in std_logic;
            PCout:out std_logic_vector(5 downto 0);
            DP:out std_logic_vector(3 downto 0);
            Hex0,Hex1,Hex2,Hex3:out std_logic_vector(6 downto 0);
            OUTLEDone:out std_logic
         );
end MIPS;
architecture MIPS of MIPS is
            component Registers is
                port(
                        clk:in std_logic;
                        Reset:in std_logic;
                        RegWrite:in std logic;
                        Read_register1:in integer range 0 to 31;
                        Read_register2:in integer range 0 to 31;
                        Write_register:in integer range 0 to 31;
                        Write data:in std logic vector(31 downto 0);
                        Read data1:out std logic vector(31 downto 0);
                        Read_data2:out std_logic_vector(31 downto 0)
                     );
```

```
component ALU is
            A:in std_logic_vector(31 downto 0);
            B:in std_logic_vector(31 downto 0);
            Operation:in std_logic_vector(3 downto 0);
            ALUresult:out std_logic_vector(31 downto 0);
            Zero:out std_logic
            );
end component;
component Data_memory is
    port(
            clk:in std logic;
            Address:in integer range 0 to 63;
            Write_data:in std_logic_vector(31 downto 0);
            MemWrite:in std_logic;
            MemRead:in std_logic;
            Read_data:out std_logic_vector(31 downto 0)
end component;
component Instruction_memory is
            Reset:in std logic;
            Read_address:in integer range 0 to 63;
            Instruction:out std_logic_vector(31 downto 0)
         );
end component;
component Sign_extend is
    port(
            Inst15 0:in std logic_vector(15 downto 0);
            Extendout:out std_logic_vector(31 downto 0)
         );
end component;
```

```
port(
            Inst31_26:in std_logic_vector(5 downto 0);
            SWImport:out std_logic;
            Jump:out std_logic;
            Halt:out std logic;
            RegImport:out std_logic;
            RegOutport:out std_logic;
            RegDst:out std_logic;
           Branch: out std logic;
           MemRead:out std_logic;
           MemtoReg:out std_logic;
           ALUOp:out std_logic_vector(1 downto 0);
           MemWrite:out std_logic;
            ALUSrc:out std logic;
            RegWrite:out std_logic;
           OUTLED:out std_logic
        );
component ALUControl is
   port(
            ALUOp:in std_logic_vector(1 downto 0);
            Inst5 0:in std logic vector(5 downto 0);
           Operation:out std_logic_vector(3 downto 0)
        );
end component;
component Add_32bit is
   port(
           A:in std_logic_vector(31 downto 0);
           B:in std_logic_vector(31 downto 0);
           Result:out std_logic_vector(31 downto 0)
         );
```

```
component digits_large is
   port(
            BIN:in integer range 0 to 99999999;
           num7: out integer range 0 to 9;
           num6: out integer range 0 to 9;
           num5: out integer range 0 to 9;
           num4: out integer range 0 to 9;
           num3: out integer range 0 to 9;
           num2: out integer range 0 to 9;
            num1: out integer range 0 to 9;
           num0: out integer range 0 to 9
   component decoder 7seg is
       PORT(
                BCD:in std_logic_vector(3 downto 0);
                HEX:out std_logic_vector(6 downto 0)
type INT_array is Array (0 to 3) of integer range 0 to 9;
type INT_array_large is Array (0 to 7) of integer range 0 to 9;
type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
signal num1, num2: INT_array;
signal num: INT_array_large;
signal P:std_logic_vector(19 downto 0);
signal show:LOGIC_array;
signal cnt:std_logic_vector(25 downto 0);
```

```
signal Instruction:std_logic_vector(31 downto 0);
        signal Extendout:std_logic_vector(31 downto 0);
        signal Read_data1:std_logic_vector(31 downto 0);
        signal Read_data2:std_logic_vector(31 downto 0);
        signal ALUResult:std_logic_vector(31 downto 0);
        signal ALU_B:std_logic_vector(31 downto 0);
        signal Operation:std_logic_vector(3 downto 0);
        signal Zero:std_logic;
        signal Read_mem_data:std_logic_vector(31 downto 0);
        signal PC:std_logic_vector(31 downto 0);
        signal SWImport, Jump, Halt, RegImport, RegOutport:std_logic;
        signal Branch,RegDst,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite, OUTLED:std_logic;
        signal ALUop:std logic vector(1 downto 0);
        signal Read_register1,Read_register2,Write_register:integer range 0 to 31;
        signal Write_data:std_logic_vector(31 downto 0);
        signal Add 32bit A:std logic vector(31 downto 0);
        signal Add_32bit_B:std_logic_vector(31 downto 0);
        signal AddResult:std_logic_vector(31 downto 0);
        signal Output:std_logic_vector(31 downto 0);
        signal delay:integer range 0 to 50000000;
   process(clk,reset)
          PC <= (others => '0');
           delay <= 0;
           OUTLEDone <= '1';
          if Branch = '1' and Zero = '1' then
              PC <= AddResult:
           elsif Jump = '1' and delay = 24999999 then --直到暫停的時間結束,PC指到下一個指令
              delay <= 0;
              PC <= PC(31 downto 28)&Instruction(25 downto 0)&"00";
           elsif Halt = '0' then
              delay <= delay + 1;
                                       -- 延遲所有過程,讓PC暫停
           if OUTLED = '1' and delay = 49999999 then --直到暫停的時間結束, PC指到下一個指令
              OUTLEDone <= '0';
   end process;
Inst_Memory_part:
Instruction_memory port map (Reset,conv_integer(PC(7 downto 2)),Instruction);
```

```
Read_register1 <= conv_integer(Instruction(20 downto 16)) when RegOutport = '1' else</pre>
                                   conv_integer(Instruction(25 downto 21));
   Read_register2 <= conv_integer(Instruction(20 downto 16));</pre>
  Write_register <= conv_integer(Instruction(20 downto 16)) when RegImport = '1' else --MUX


conv_integer(Instruction(20 downto 16)) when SWImport = '1' else --MUX SWIN

conv_integer(Instruction(20 downto 16)) when RegDst = '0' else --MUX
                                   conv_integer(Instruction(15 downto 11));
  Write_data <= x"0000"&Instruction(15 downto 0) when RegImport = '1' else
                             Read_mem_data;
   Register_part:
   Registers port map(clk,Reset,RegWrite,Read_register1,Read_register2,Write_register,
                                   Write_data,Read_data1,Read_data2);
  ALU_B <= Read_data2 when ALUSrc = '0' else
  ALU port map (Read_data1,ALU_B,Operation,ALUresult,Zero);
  Data mem:
  Data_memory port map (clk,conv_integer(ALUResult(7 downto 2)),Read_data2,MemWrite,MemRead,Read_mem_data);
Control port map (Instruction(31 downto 26), SWImport, Jump, Halt, RegImport, RegOutport, RegOst, Branch, MemRead, MemtoReg, ALUOp, MemWrite, ALUSrc, RegWrite, OUTLED);
ALUControl_part:
ALUControl port map (ALUOp,Instruction(5 downto 0),Operation);
Sign_extend_part map (Instruction(15 downto 0),Extendout);
--Add_32bit
Add_32bit_A <= PC + 4;
Add_32bit_B <= Extendout(29 downto 0) & "00";
Add_32bit_part:
Add_32bit port map (Add_32bit_A,Add_32bit_B,AddResult);
   in
  if Reset = '0' then
    output <= x"000000000";
  elsif clk'event and clk = '0' then --fall edge
    if RegOutport = '1' then
    | Output <= Read_data1;
    end if;
  end if;</pre>
```

```
if clk'event and clk = '1' then
U1:digits_large port map(Conv_integer(Output),num(7),num(6),num(5),num(4),num(3),num(2),num(1),num(0));
show(0) \leftarrow conv_std_logic_vector(num(0),4) when cnt(25) = '0' else
            conv_std_logic_vector(num(4),4);
show(1) <= conv_std_logic_vector(num(1),4) when cnt(25) = '0' else</pre>
             conv_std_logic_vector(num(5),4);
show(2) <= conv_std_logic_vector(num(2),4) when cnt(25) = '0' else</pre>
            conv_std_logic_vector(num(6),4);
show(3) <= conv_std_logic_vector(num(3),4) when cnt(25) = '0' else</pre>
            conv_std_logic_vector(num(7),4);
HEX0_part:decoder_7seg port map(show(0),HEX0);
HEX1_part:decoder_7seg port map(show(1),HEX1);
HEX2_part:decoder_7seg port map(show(2),HEX2);
HEX3_part:decoder_7seg port map(show(3),HEX3);
DP<= "0000" when cnt(25) = '1' else
      "1111";
```

主要更改的部分是 Program Counter 部分,目的是為了延長 PC 被執行的時間,故不可以讓每次時脈執行時都 PC+4,而是讓一個 delay 信號計數到指定時間再執行。至於 for 迴圈沒有實作的理由是,迴圈一定要做到與時脈相關才會延遲計數否則迴圈跑的步數再多也很快就執行完了,又這行為應該是每次時脈觸發都要做,故捨棄 for 迴圈。

可以看到其中註解了兩行延長為要求時間的 code,是為了呈現結果才這麼做。



為了清楚看到確實有延長,而非照時脈,故意設定最小的延長不與時脈同步。而結果也照著要求按比例縮小,從結果圖也可以觀察到確實指令只有執行 0、4 循環,符合要求,且 OUTLED 的信號也確實影響著結果。

加分題

程式碼

指令只有三個,與基本題不同的是,沒有 LED 暗的,只要設定每次亮的位置不同即可,故第一個指令亮最左邊,第二個亮中間,最後一個亮最右邊,並跳回第一個指令。

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity MIPS is
            clk:in std_logic;
            SWin:in std_logic_vector(9 downto 0);
            Reset:in std logic;
            PCout:out std logic vector(5 downto 0);
            DP:out std_logic_vector(3 downto 0);
            Hex0,Hex1,Hex2,Hex3:out std_logic_vector(6 downto 0);
            OUTLED:out std_logic_vector(2 downto 0)
end MIPS;
architecture MIPS of MIPS is
            component Registers is
                        clk:in std logic;
                        Reset:in std logic;
                        RegWrite:in std_logic;
                        Read_register1:in integer range 0 to 31;
                        Read_register2:in integer range 0 to 31;
                        Write_register:in integer range 0 to 31;
                        Write_data:in std_logic_vector(31 downto 0);
                        Read_data1:out std_logic_vector(31 downto 0);
                        Read_data2:out std_logic_vector(31 downto 0)
                     );
            end component;
```

```
component ALU is
   port(
            A:in std logic vector(31 downto 0);
            B:in std_logic_vector(31 downto 0);
            Operation:in std_logic_vector(3 downto 0);
            ALUresult:out std_logic_vector(31 downto 0);
            Zero:out std_logic
            );
end component;
component Data memory is
   port(
            clk:in std logic;
            Address:in integer range 0 to 63;
            Write_data:in std_logic_vector(31 downto 0);
            MemWrite:in std_logic;
            MemRead:in std_logic;
            Read_data:out std_logic_vector(31 downto 0)
         );
component Instruction_memory is
            Reset:in std logic;
            Read_address:in integer range 0 to 63;
            Instruction:out std_logic_vector(31 downto 0)
         );
component Sign_extend is
            Inst15_0:in std_logic_vector(15 downto 0);
            Extendout:out std logic vector(31 downto 0)
        );
end component;
```

```
component Control is
            Inst31_26:in std_logic_vector(5 downto 0);
            SWImport:out std_logic;
            Jump:out std_logic;
            Halt:out std_logic;
            RegImport:out std_logic;
            RegOutport:out std_logic;
            RegDst:out std_logic;
            Branch:out std_logic;
            MemRead:out std_logic;
            MemtoReg:out std_logic;
            ALUOp:out std_logic_vector(1 downto 0);
            MemWrite:out std_logic;
            ALUSrc:out std logic;
            RegWrite: out std logic;
            OUTLED:out std_logic
        );
end component;
component ALUControl is
    port(
            ALUOp:in std_logic_vector(1 downto 0);
            Inst5_0:in std_logic_vector(5 downto 0);
            Operation:out std_logic_vector(3 downto 0)
        );
component Add_32bit is
            A:in std_logic_vector(31 downto 0);
            B:in std_logic_vector(31 downto 0);
            Result:out std_logic_vector(31 downto 0)
end component;
```

```
component digits_large is
       port(
                BIN:in integer range 0 to 99999999;
                num7: out integer range 0 to 9;
               num6: out integer range 0 to 9;
               num5: out integer range 0 to 9;
                num4: out integer range 0 to 9;
                num3: out integer range 0 to 9;
                num2: out integer range 0 to 9;
                num1: out integer range 0 to 9;
                num0: out integer range 0 to 9
       component decoder_7seg is
                    BCD:in std_logic_vector(3 downto 0);
                    HEX:out std_logic_vector(6 downto 0)
  type INT_array is Array (0 to 3) of integer range 0 to 9;
  type INT_array_large is Array (0 to 7) of integer range 0 to 9;
  type LOGIC_array is Array (0 to 3) of std_logic_vector(3 downto 0);
  signal num1, num2: INT array;
  signal num: INT_array_large;
  signal P:std logic vector(19 downto 0);
  signal show:LOGIC_array;
  signal cnt:std_logic_vector(25 downto 0);
  signal Instruction:std_logic_vector(31 downto 0);
  signal Extendout:std_logic_vector(31 downto 0);
  signal Read_data1:std_logic_vector(31 downto 0);
  signal Read_data2:std_logic_vector(31 downto 0);
signal ALUResult:std_logic_vector(31 downto 0);
signal ALU_B:std_logic_vector(31 downto 0);
signal Operation:std_logic_vector(3 downto 0);
signal Zero:std logic;
signal Read_mem_data:std_logic_vector(31 downto 0);
signal PC:std_logic_vector(31 downto 0);
signal SWImport,Jump,Halt,RegImport,RegOutport:std_logic;
signal Branch,RegDst,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite, OUTLEDsig:std_logic;
signal ALUop:std_logic_vector(1 downto 0);
signal Read_register1, Read_register2, Write_register:integer range 0 to 31;
signal Write_data:std_logic_vector(31 downto 0);
signal Add_32bit_A:std_logic_vector(31 downto 0);
signal Add_32bit_B:std_logic_vector(31 downto 0);
signal AddResult:std_logic_vector(31 downto 0);
signal delay:integer range 0 to 150000000;
signal flag0, flag1, flag2:std_logic := '0';
```

```
process(clk,reset)
        PC <= (others => '0');
         flag0 <= '1';
OUTLED(0) <= '1';
OUTLED(1) <= '0';
    elsif clk'event and clk = '1' then
if Branch = '1' and Zero = '1' then
          elsif Jump = '1' and flag2 = '1' and delay = 24999999 then --直到暫停的時間結束,PC指到下一個指令 --elsif Jump = '1' and flag0 = '1' and delay = 1 then
             delay <= 0;
flag0 <= '1';
flag2 <= '0';
OUTLED(0) <= '1';
OUTLED(2) <= '0';</pre>
                                                                 - 最右不亮
- 最左亮起
- 開啟最左
- 關掉最右
          PC <= PC(31 downto 28)&Instruction(25 downto 0)&"00";
elsif Halt = '0' then
             delay <= delay + 1;
                                                            -- 延遲所有過程,讓PC暫停
          flag0 <= '0';
flag1 <= '1';
          PC <= PC +4;
elsif OUTLEDsig = '1' and flag1 = '1' and delay = 149999999 then --直到暫停的時間結束,PC指到下一個指令
--elsif OUTLEDsig = '1' and flag1 = '1' and delay = 11 then
             delay <= 0;
OUTLED(1) <= '0';</pre>
               OUTLED(2) <= '1';
                                                              -- 開啟最右
-- 中間不亮
-- 最右亮起
               flag1 <= '0';
flag2 <= '1';
              PC <= PC +4;
```


```
Inst_Memory_part:
       Instruction_memory port map (Reset,conv_integer(PC(7 downto 2)),Instruction);
      Read_register1 <= conv_integer(Instruction(20 downto 16)) when RegOutport = '1' else
                                     conv_integer(Instruction(25 downto 21));
       Read_register2 <= conv_integer(Instruction(20 downto 16));</pre>
228 v Write_register <= conv_integer(Instruction(20 downto 16)) when RegImport = '1' else / --MUX

229 conv_integer(Instruction(20 downto 16)) when SWImport = '1' else --MUX SWIN

230 conv_integer(Instruction(20 downto 16)) when RegDst = '0' else --MUX
                                     conv_integer(Instruction(15 downto 11));
233 ~ Write_data <= x"0000"&Instruction(15 downto 0) when RegImport = '1' else
                               ALUResult when MemtoReg = '0' else
                                Read_mem_data;
240 Register_part:
241 v Registers port map(clk, Reset, RegWrite, Read_register1, Read_register2, Write_register,
                                     Write_data,Read_data1,Read_data2);
     v ALU_B <= Read_data2 when ALUSrc = '0' else</pre>
                    Extendout:
      ALU_part:
250 ALU port map (Read_data1,ALU_B,Operation,ALUresult,Zero);
    Data_mem:
Data_memory port map (clk,conv_integer(ALUResult(7 downto 2)),Read_data2,MemWrite,MemRead,Read_mem_data);
    Control port map (Instruction(31 downto 26),SWImport,Jump,Halt,RegImport,RegOutport,RegDst,Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite, OUTLEDsig);
    ALUControl_part:
ALUControl_port_map (ALUOp,Instruction(5 downto 0),Operation);
    Sign_extend_part:
Sign_extend port map (Instruction(15 downto 0),Extendout);
    Add_32bit_A <= PC + 4;
Add_32bit_B <= Extendout(29 downto 0) & "00";
    Add_32bit_part:
Add_32bit_port map (Add_32bit_A,Add_32bit_B,AddResult);
```

加分題改最多的依然是 Program Counter 的部分,opcode 一樣延用 26. 那這指令只知道要亮,所以添加三個 flag 控制信號確認延長時間到了後該 關掉哪個 LED,並使哪個 LED 點亮。

與基本題相同,為了呈現出結果的正確性,將要求的時間註解,並按比例縮小呈現出結果。



可以清楚看到圖中呈現出 LED 亮的相對位置,並看到 PC 確實延長了接收下一道指令的時間。從 PCout 中可以看到指令確實只有 0、4、8 再輪流執行,符合題目要求。

心得

透過此次的實習,我更了解到了如何運用 VHLD 使硬體部件照的我的意願行動,並知悉自己也是有能力設計出生活中常見例子的,如題目要求的紅綠燈,我真正了解到自己原來離生活沒有差距如此之大。