

## Digital Logic Design

### Quiz 08

2024/05/28


姓名:

學號:

系級:

1. Design a 4-bit synchronous binary counter using four D flip-flops that counts from 13 to 2 and then restarts. Provide the following:
  - a. State diagram (10%)
  - b. State table (30%)
  - c. Equation (60%)


State diagram




State table

PS				NS			
A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	0	x	x	x	x
0	0	0	1	x	x	x	x
0	0	1	0	1	1	0	1
0	0	1	1	0	0	1	0
0	1	0	0	0	0	1	1
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	1
0	1	1	1	0	1	1	0
1	0	0	0	0	1	1	1
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	0
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x


# Equation




$$D_3 = A_3 A_2 + A_3 A_0 + \bar{A}_2 A_1 \bar{A}_0$$



$$D_2 = A_2 A_0 + \bar{A}_3 A_1 \bar{A}_0 + \bar{A}_2 \bar{A}_1 \bar{A}_0$$



$$D_1 = \bar{A}_1 \bar{A}_0 + A_1 A_0 = A_1 \odot A_0$$



$$D_0 = \bar{A}_0$$