

nothing [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11]

Bibliography

- [Abraham and Mahlke(1999)] Abraham SG, Mahlke SA (1999) Automatic and efficient evaluation of memory hierarchies for embedded systems. In: Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on, IEEE, pp 114–125
- [Chen and Sha(1999)] Chen F, Sha EHM (1999) Loop scheduling and partitions for hiding memory latencies. In: Proceedings of the 12th international symposium on System synthesis, IEEE Computer Society, p 64
- [Chen and Postula(2000)] Chen S, Postula A (2000) Synthesis of custom interleaved memory systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 8(1):74–83
- [Grun et al(2000)Grun, Dutt, and Nicolau] Grun P, Dutt N, Nicolau A (2000) Mist: An algorithm for memory miss traffic management. In: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, IEEE Press, pp 431–438
- [Jacob et al(1996)Jacob, Chen, Silverman, and Mudge] Jacob BL, Chen PM, Silverman SR, Mudge TN (1996) An analytical model for designing memory hierarchies. Computers, IEEE Transactions on 45(10):1180–1194
- [Jantsch et al(1994)Jantsch, Ellervee, Hemani, Öberg, and Tenhunen] Jantsch A, Ellervee P, Hemani A, Öberg J, Tenhunen H (1994) Hardware/software partitioning and minimizing memory interface traffic. In: Proceedings of the conference on European design automation, IEEE Computer Society Press, pp 226–231
- [Kandemir et al(2001)Kandemir, Sezer, and Delaluz] Kandemir M, Sezer U, Delaluz V (2001) Improving memory energy using access pattern classification. In: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, IEEE Press, pp 201–206

- [Li and Wolf(1999)] Li Y, Wolf WH (1999) Hardware/software co-synthesis with memory hierarchies. *Computer-Aided Design of Integrated Circuits and Systems*, IEEE Transactions on 18(10):1405–1417
- [Oshima et al(1997)Oshima, Sheu, and Jen] Oshima Y, Sheu BJ, Jen SH (1997) High-speed memory architectures for multimedia applications. *Circuits and Devices Magazine*, IEEE 13(1):8–13
- [Passes et al(1995)Passes, Sha, and Chao] Passes N, Sha EM, Chao LF (1995) Multi-dimensional interleaving for time-and-memory design optimization. In: *Computer Design: VLSI in Computers and Processors*, 1995. ICCD'95. Proceedings., 1995 IEEE International Conference on, IEEE, pp 440–445
- [Schmit and Thomas(1997)] Schmit H, Thomas DE (1997) Synthesis of application-specific memory designs. *Very Large Scale Integration (VLSI) Systems*, IEEE Transactions on 5(1):101–111