Exploration of energy efficient memory organisations for dynamic multimedia applications using scenarios

Iason Filippopoulos*, Francky Catthoor[†], Per Gunnar Kjeldsberg*

*Department of Electronics and Telecommunications

Norwegian University of Science and Technology, Trondheim, Norway

Email: iason.filippopoulos@iet.ntnu.no

†IMEC, Kapeldreef 75, 3000 Leuven, Belgium

Abstract—Memory-aware system scenario approach proposes the use of different system scenarios, in order to exploit variations in memory needs during the lifetime of an application. Among the most important parameters resulting in different system scenarios are all possible memory platform configurations and data-to-memory mapping options. In this work an extended and sufficiently accurate for the purpose database that includes existing state-of-the-art memory models, available in the industry and academia, is employed during system design exploration phase. Both normal cell and standard cell based memory models are explored in this study. The effectiveness of the proposed methodology is demonstrated and tested using a large set of well-known, open multimedia benchmarks published in Polybench, Mibench and Mediabench suites. Reduction in energy consumption on memory subsystem of up to 55% is shown.

I. INTRODUCTION

Modern embedded systems are becoming more and more powerful as the semiconductor processing technique keeps increasing the number of transistors on a single chip. Consequentially, demanding applications, such as signal processing and multimedia applications, can be executed on these devices [2]. On the other hand, the desired performance has to be delivered with the minimum power consumption due to the limited amount of power offered in mobile devices [3]. System scenario methodologies propose the use of different platform configurations in order to exploit variations in computational and memory needs often seen during the lifetime of such applications [3].

With regard to the memory-aware system scenario methodology, a platform can be reconfigured through a number of potential knobs and each knob consequentially results to different performance and power consumption on memory subsystem. Foremost different energy states are supported on modern memories through power gating techniques and certain memory units could be switched on lower power modes when not accessed [1]. The second platform knob is the mapping of data to the available memory banks. The data mapping decisions affect both the energy per access for the mapped data, the data conflicts as a result of suboptimal mapping and

OVersion 03.04.2013: Comments from Francky, Per Gunnar. New material added. Figures redesigned. the number of the active banks. In this work a reconfigurable memory platform is constructed using detailed memory models and some dynamic multimedia applications are employed in order to study the effectiveness of the methodology.

This paper is organized as follows. Section II discusses the motivation for the study of optimizations on memory organisation. Section III surveys related work on system level memory exploration and on system scenario methodologies. The main contribution of the current study in comparison with that work is also presented in section III. Section IV presents the chosen methodology with main focus on the memory organisation study. In Section V the target platform is described accompanied a detailed description of the employed memory models, while the multimedia benchmarks and their characteristics are analysed in Section VI. Results of applying the described methodology to the targeted applications are shown in Section VII, while conclusions are drawn in Section VIII. The main contribution of the current work in comparison with [1] is the usage of more accurate and detailed memory models on the system design exploration, the extended number of benchmark applications on which the methodology is applied and the categorisation of applications, based on their dynamic characteristics.

II. MOTIVATION

As shown in [4] memory contributes around 40% to the overall power consumption in general purpose systems. Especially for embedded systems, the memory subsystem accounts for up to 50% of the overall energy consumption [5] and the cycle-accurate simulator presented in [6] estimates that the energy expenditures in the memory subsystem range from 35% up to 65% for different architectures. The breakdown of power consumption for a recently implemented embedded system presented in [7] shows that memory subsystem consumes more than 40% of the leakage power on the platform. According to [3], conventional allocation and mapping of data done by regular compilers is suboptimal. Performance loss is caused by stalls for fetching data and data conflicts for different tasks, due to the limited size of memory and the competition between tasks.

In addition, modern applications exhibit more and more dynamism. This dynamism is reflected also on memory resources and techniques have developed in order to estimate the storage size requirements of applications in a systematic way [8]. The significant contribution that the memory subsystem has in the overall energy consumption of a system and the dynamic nature of many applications offer a strong motivation for the study and optimization of memory organisation in modern embedded devices.

III. RELATED WORK AND CONTRIBUTION DISCUSSION

Many papers have focused on memory related optimisations, also in the presence of a partitioned and distributed memory organisation with memory blocks of different sizes. In [9] authors present a methodology for automatic memory hierarchy generation that exploits memory access locality, while in [10] they propose an algorithm for the automatic partitioning of on-chip SRAM in multiple banks that can be independently accessed. Several design techniques for designing energy efficient memory architectures for embedded systems are presented in [11]. In [12] data and memory optimization techniques, that could be dependent or independent of a target platform, are discussed .

However, aforementioned works do not incorporate sufficient support for very dynamically behaving application codes. System scenarios allow to alleviate this bottleneck and to handle such dynamic behaviour. An overview of work on system scenario methodologies and their application are presented in [13]. In [1] the extensions towards a memory-aware system scenario methodology are presented and demonstrated using theoretical memory models and two target applications. This work is an extension both in complexity and accuracy of the considered memory library and on the number of target applications.

Furthermore, the majority of the published work focus on control variables for scenario prediction and selection. Control variables can take a relatively small set of different values and thus can be fully explored. However, the use of data variables [14] is required by many dynamic systems including the majority of multimedia applications. The wide range of possibly values for data variables is higher and makes full exploration impossible. Most of the dynamic variables in the current work can be classified as data variables due to their significant variation under different execution situations.

Authors in [15] present a technique to optimise memory accesses for input data dependent applications by duplicating and optimising the code for different execution paths of a control flow graph (CFG). One path or a group of paths in a CFG form a scenario and its memory accesses are optimized using global loop transformations (GLT). Apart from if-statement evaluations that define different execution paths, they extend their technique to include while loops with variable trip count in [16]. A heuristic to perform efficient grouping of execution paths for scenario creation is analysed in [17]. However, our work extends the existing solutions towards

exploiting the presence of a distributed memory organisation with reconfiguration possibilities.

Reconfigurable hardware for embedded systems, including the memory architecture, is a topic of active research. An extensive overview of current approaches is found in [18]. The approach presented in this paper differentiates by focusing on the data-to-memory partitioning aspects in the presence of a platform with dynamically configurable memory blocks.

IV. MEMORY-AWARE SYSTEM SCENARIO METHODOLOGY

The memory-aware system scenario methodology is based on the observation that the workload on memory subsystem varies significantly on time due to dynamic variation of memory needs in the application code [1]. Most of the existing design methods define the memory requirements of the most demanding task and tune the system in order to meet its needs [3]. Obviously, this approach leads to wasted memory area for tasks with lower memory requirements, since those tasks could meet their needs using fewer resources and consequentially consuming less energy.

In contrast, designing with scenarios is workload adaptive and offers different configurations of the platform and the freedom of switching to the most efficient scenario at run-time. In contrast to use case scenario approaches in which scenarios are generated based on a user's behaviour, the system scenario methodology focuses on behaviour of the system to generate scenarios. A system scenario is a configuration of the system that combines similar run-time situations (RTSs). An RTS consists of a running instance of a task and its corresponding cost (e.g. energy consumption) and one complete run of the application on the target platform represents a sequence of RTSs [14]. The system is configured to meet the cost requirements of an RTS by choosing the appropriate scenario, which is the one that satisfies the requirements using minimal power.

In the following subsections, the different steps of the memory-aware system scenario methodology are outlined. A more detailed presentation of system scenario methodology and its extensions to make it applicable in a memory organisation study can be found in [1].

A. General Description of Memory-Aware System Scenario Methodology

The scenario methodology follows a two stage exploration, namely design-time and run-time stages, as described in [13], which is also employed in the memory-aware extension of the methodology [1]. The two stage exploration is chosen because it reduces run-time overhead while preserving an important degree of freedom for run-time configuration [3]. In more detail, the application is analysed at design-time and different execution paths causing variations in memory demands are identified. This procedure, which is time consuming and as a result can be performed only during the design phase, will result in a grey-box model representation of the application. The grey-box model hides all static and deterministic parts of the application, by providing only related memory costs for




Fig. 1. Profiling results based on application code and input data.

those, and keeps parts of the application code that are non-deterministic in terms of memory usage available to the system designer [19].

B. Design-time Profiling

Application profiling is performed at design-time and consists of an analysis of the target application during its lifetime and for a wide range of inputs. The analysis focuses on the allocated memory size during execution and the variation in access pattern of the application. Several applications dynamically allocate and deallocate memory space during their execution, based both on the source code and the given input.

The profiling stage is depicted in Fig. 1 and consists of running the application code with suitable input data often found in a database, in order to produce profiling results. This reveals parts of the application code with high memory activity and with varying memory access intensity, which possibly depends on input data. Because of this behaviour, a static study of the application code alone is insufficient since the target applications for this methodology have non-deterministic behaviour that is driven by input. Choosing an extensive and accurate database is vital and will heavily influence and steer the designer's decisions in later steps.

Given code and database as inputs, profiling will show memory usage during execution time by running the application using the whole database as an input. Results provided to the designer include complete information about allocated memory size values together with the number of occurrences and duration for each of these memory size values. Moreover, correlation between input data values and the resulting memory behaviour can possibly be observed.

In Fig. 1 the profiled applications are two image related multimedia benchmarks and the input database should consist of a variety of images. The storage requirements in each case are driven by the current input image size.




Fig. 2. Clustering of profiling results into different number of scenarios

C. Design-time Scenario Generation and Prediction

The next step is the clustering of profiled memory sizes into groups with similar characteristics, which is referred as scenario generation [1]. Clustering is necessary, because it will be extremely costly to have a different scenario for every possible size, due to the amount of memories needed. Clustering neighbouring RTSs is a rational choice, because two instances with similar memory needs have similar energy consumption.

In Fig. 2 the clustering of the previously profiled information is presented. The clustering of RTSs is based both on their distance in memory size axis and the frequency of their occurrence. Consequentially, the memory size is split unevenly with more frequent RTSs having a shorter memory size range. The energy cost of each scenario is defined by the upper size limit, as each scenario should support all RTSs within its range.

The design-time scenario prediction phase consists of determination of the variables that define the active scenario. This can be achieved by careful study of the application code, combined with the application's data input. In our case the grey-box model reveals only the code parts that will influence memory usage, so that variables deciding memory space changes can be identified. An example of this is a non static variable that influences the number of iterations for a loop that performs one memory allocation at each iteration. In the depicted example the scenario prediction variable is the input image height and width values. Moreover, the designer should look for a correlation between input values and the corresponding cost. This information will be useful in the following steps of the methodology [3].




Fig. 3. Clustering of Pareto curves




Fig. 4. Runtime scenario prediction and switching based on the current input

D. Run-time

Switching decisions will be taken at run-time by the runtime manager. The switching phase consists of all platform configuration decisions that can be made at run-time, e.g., frequency/voltage scaling, turning on/off a memory unit, and remapping of data on memory units. Switching takes place when the switching cost is lower than the energy gains achieved by switching. In more detail, the run-time manager compares the memory energy consumption of executing the next task in the current active scenario with the energy consumption of execution with the optimal scenario. If the difference is greater than the switching cost, then scenario switching is performed [3]. Switching costs are defined by the platform and include all memory energy penalties for run-time reconfigurations of the platform, e.g., extra energy needed to change state of a memory unit.

In Fig. 1 an example of the run-time phase of the methodology is depicted. Runtime manager identifies the size of the image that will be processed and reconfigures the memory



Fig. 5. Exploration of memory clustering into varying number of banks

subsystem on the platform, if needed, by increasing or decreasing the available storage size. The reconfiguration options are effected by platform hardware limitations.

V. TARGET PLATFORM

Selection of target platform is an important aspect of the memory-aware system scenario methodology [1]. The key feature needed in the platform architecture is the ability to efficiently support different memory sizes that correspond to the scenarios generated by the methodology. Execution of different scenarios then leads to different energy costs, as each configuration of the platform results in a specific memory energy consumption. The dynamic memory platform is achieved by organising the memory area in a varying number of banks that can be switched between different energy states.

A. Architecture

In this work, a clustered memory organisations with up to five memory banks of varying sizes is explored. The limitation in the number of memory banks is necessary in order to keep the interconnection cost between the PE and the memories constant through exploration of different architectures. For more complex architectures the interconnection cost should be considered and analysed separately for accurate results. Although power gating can be also applied to the bus when only a part of a longer bus is needed, an accurate model of the memory wrapper and interconnection must developed, which is beyond the scope of the current work.

An example of the exploration of the memory platform is shown in Fig. 5. In the simple architectures under exploration point-to-point connections between elements are assumed and the interconnection cost is kept negligible for up to five memory banks.

B. Models

The dynamic memory organisation is constructed using commercially available macro SRAM memory models (MM). In addition, experimental standard cell-based memories (SCMEM) [20] are considered for smaller memories due to their energy and area efficiency for reasonably small storage capacities, as argued in [21]. Both MMs and SCMEMs can operate under a wide range of supply voltages, thus support different operating modes that provide an important exploration space.

 Active mode: The normal operation mode, in which the memory can be accessed in the maximum supported speed. The supply voltage is 1.1V and it is expected that the dynamic and leakage power are higher compared to the other modes.

- Light sleep mode: The supply voltage in this mode is lower than active with values in the area of 0.7V. The access time of the memory in that mode is expected much higher than the access time on active mode. Switching to active mode can be performed with a small time penalty of a few clock cycles, less than 10, and all the data are retained.
- Deep sleep mode: The supply voltage is set to the lower possible value that can be achieved without loss of data. This voltage threshold is expected to be lower for SCMEMs than MM models and can be as low as 0.3V. The amount of clock cycles needed for switching to active mode is higher compared to sleep mode. Consequentially, the speed of the PE and the real-time constrains of the applications has to be taken into consideration for deciding, if light or deep sleep mode should be chosen at a specific time.
- Shut down mode: Power-gating techniques result to near zero leakage power and retaining of stored data is impossible in this mode. The switch to active mode needs a higher energy and takes more time. However, switching unused memories to this mode, providing that the containing data will not be reused in the future, results to important energy gains.

The necessary energy/power information is available to the system designer and relative values for some of the used sizes in the current work are presented in Tab. I. It is clearly shown that the choice of the memory units has an important impact on the energy consumption. Moreover, different decisions have to be made based on the dominance of the dynamic or the leakage energy in a specific application. In the current work all memory architectures with up to 5 memory units are explored and the optimal configuration is chosen.

The methodology is in general not restricted to specific memory types or benchmarks and can handle more complex hierarchical memory architectures and applications. However, in this study the chosen applications have a relatively small storage requirement limited to around 100KB, which is the case for many applications run on modern embedded systems.

C. Energy consumption calculation

A cycle accurate simulator that supports the described reconfigurable custom memory organisations is not existing and the development of such a simulator is beyond the scope of this work. Instead the overall energy consumption for each configuration is calculated using a detailed formula, as can be seen in (1).

$$E = \sum_{memories}^{all} (N_{rd_{acc}} \times E_{Read} + N_{wr_{acc}} \times E_{Write} + (T - T_{Sleep}) \times P_{leak_{Normal}} + T_{Sleep} \times P_{leak_{Sleep}} + N_{SW} \times E_{SleepNormal}$$
(1)

All the important transactions on the platform that contribute to the overall energy are included, in order to achieve as accurate results as possible. In particular:

- $N_{rd_{acc}}$ is the number of read accesses
- E_{Read} the energy per read
- $N_{wr_{acc}}$ is the number of write accesses
- E_{Write} the energy per write that is higher in general to the energy per read
- T the execution time of the application
- T_{Sleep} the time spent in sleep state
- $P_{leak_{Normal}}$ is the leakage power on the active mode
- P_{leakSleep} is the leakage power on the sleep mode with different values corresponding on each sleep mode
- N_{SW} the number of transitions from one state to another
- \bullet $E_{SleepNormal}$ the energy for changing states

The overall energy consumption is given after calculating the energy for each memory bank. The execution time of the application is needed for calculating the actual time of leakage, while memory subsystem is on. Execution time and can be given by execution of application's code on a reference embedded processor.

VI. APPLICATION BENCHMARKS

Ideal applications, that can most benefit from memory-aware system scenario methodology, are applications that have dynamic behaviour in memory organisation utilization during their execution. Multimedia applications often exhibit such a dynamic variation on storage requirements during their lifetime and consequentially are suitable candidates for the presented methodology. The effectiveness is demonstrated and tested using a variety of open multimedia benchmarks, which can be found in Polybench ([22]), Mibench ([23]) and Mediabench([24]) benchmark suites. Execution of multimedia applications on embedded systems is growing and therefore there is a strong motivation for their study.

A. Presentation of multimedia benchmark applications

An overview of the benchmark applications that were tested is presented in Tab. II. Two key parameters under consideration are the dynamic variable on each application and the variation in the storage requirements. The dynamic variable is the variable that results in different scenarios due to its range of values. Examples of such a variable are an input image of varying size or a loop bound with a non-fixed value. The memory size limits are defined as the minimum and maximum storage requirement occurred during testing of application.

TABLE I
RELATIVE ENERGY FOR A RANGE OF MEMORIES WITH VARYING CAPACITY AND TYPE

Туре	Lines x wordlength	Dynamic Energy	Static Leakage Power per Mode			
		Read	Active	Light-sleep	Deep-sleep	Shut-down
MM	32 x 8	4.18×10^{-8}	0.132	0.125	0.063	0.0016
MM	32 x 16	6.79×10^{-8}	0.134	0.127	0.064	0.0022
MM	32 x 128	4.33×10^{-7}	0.171	0.160	0.083	0.0112
MM	256 x 128	4.48×10^{-7}	0.207	0.184	0.104	0.0293
MM	1024 x 128	5.11×10^{-7}	0.349	0.283	0.189	0.102
MM	4096 x 128	9.60×10^{-7}	0.95	0.708	0.544	0.396
SCMEM	128 x 128	2.5×10^{-7}	0.083	0.057	0.027	0.0022
SCMEM	1024 x 8	1.7×10^{-8}	0.042	0.028	0.014	0.0011

TABLE II
BENCHMARK APPLICATIONS OVERVIEW

Application	Dynamic variable	Memory size variation (Bytes)		
Epic image compression	Image size	4257 - 34609		
Motion Estimation	Image size	4800 - 52800		
Blowfish decoder	Input file size	256 - 5120		
Jacobi 1D Decomposition	Number of steps	502 - 32002		
Mesa 3D	Loop bound	5 - 50000		
JPEG DCT	Block size	10239 - 61439		
PGP encryption	Encryption length	3073 - 49153		
Viterbi encoder	Constraint length	5121 - 14337		

EPIC (Efficient Pyramid Image Coder) image compression is an algorithm used for compressing an image that can compress all possible sizes of images. The size of the input image has an effect on memory requirements during compression and several images were given as inputs. Motion estimation is another media application in which image size is the dynamic variable. In this case the image defines the area that has to be explored for determining the motion vectors and different images are tested.

Dynamism in *blowfish decoder* benchmark is a result of the variations in the input file that is decoded. Again, the methodology explores the behaviour for several input files in order to identify scenarios. *Jacobi 1D decomposition* algorithm can be executed for a varying number of steps with a straight effect on memory usage and so is another suitable benchmark for applying the system scenario methodology. *Mesa 3D* is an open graphics library with a dynamic loop bound in its kernel that provides the desired dynamic behaviour.

The discrete cosine transformation (DCT) block used on *JPEG compression* algorithm has a memory footprint that is heavily influenced by the block size. The *PGP encryption* algorithm is also included in the employed benchmark suites and its encryption length parameter has an important impact on storage size, that can be exploited using system scenarios. The effect of the SNR level on the channel on the constraint length value on *Viterbi encoder* algorithm is discussed on [1]. The increment of noise in the channel demands a more complex encoding in order to maintain a constant bit error rate (BER), which consequentially increases the memory requirements during algorithms execution. The memory size variation is given for execution under different SNR levels.

B. Categorisation of applications based on basic characteristics

The required dynamism for applying the memory-aware system scenario methodology could be produced by several code characteristics, covering a wide range of potential application, as discussed on the previous subsection. Another contribution of this work is the categorization of applications based on their characteristics. It is useful to identify basic characteristics that could lead the system designer towards the employment of the methodology and reveal the expected behaviour prior to experimentation with an application. The basic characteristics that are used to categorize the applications are the storage size bounds and the variance of cases within storage size limits.

The storage bounds correspond to the minimum and maximum memory size values profiled over all possible cases. In general, an increment on upper bound could increase the possibilities for energy gains. This is a result of using larger and more energy hungry memories in order to support the high storage requirements for the worst case and energy gains are expected in other cases where those memories can be switched into retention for a long time. The group of benchmarks with upper storage size close to 50KB are JPEG, motion estimator, mesa 3D and PGP. On the other hand, system designer should expect lower energy gains for applications that have relatively smaller demands for the maximum memory size. Two good examples are blowfish and viterbi algorithms.

The second metric used for identification of different kinds of dynamism is the variation on memory requirements. The variation takes into consideration both the number of different cases that are present within the storage requirement limits and the distribution of those cases on the space between minimum and maximum memory size. Applications with a




Fig. 6. Energy consumption per number of memory banks - Energy is normalized per application

limited number of different cases are expected to have much smaller energy gains after a number of platform supported scenarios have been reached. This happens because after a point most of the cases are already optimised for one of the platform configurations and adding new configurations have a minimal impact.

The opposite behaviour is expected for applications that feature a wide range of cases and a good distribution that covers the space between maximum and minimum memory size.

VII. RESULTS

The memory aware system scenario methodology is applied to all the presented benchmark applications to study its effectiveness. The profiling phase is based on different input for the dynamic variables shown in Tab. II and is followed by the clustering phase. The clustering is performed starting from one and for up to five scenarios. All potentially energy efficient configurations are tested for a given number of scenarios. The exploration includes memories of different sizes, technologies and varying word lengths.

The normalized energy consumption is shown in Fig. 6 while the energy gain percentages compared to a platform configuration with only 1 scenario are presented in Fig. 7. Only the optimal configuration is presented for each scenario value. The energy is normalized for each application separately. Gains are reported compared to the case of the fixed non-re-configurable platform (1 scenario).

The introduction of a second scenario results to energy gains between 15% and 40% for the tested applications. Depending on application's dynamism the maximum reported energy gains range from around 35% to 55%. As expected according to the categorisation presented in subsection VI-B, higher energy gains are achieved for applications with higher storage requirements compared to others. The maximum gains for JPEG, motion estimator, mesa 3D and PGP are all above 50% in contrast to blowfish and Viterbi decoders that are




Fig. 7. Energy gain for increasing number of scenarios - 1 scenario corresponds to 0%

slightly above 40%.

The increase on the number of scenarios that are implemented on the memory subsystem improves the energy efficient, as variations in storage requirements can be better exploited with more configurations. However, the scaling on energy consumption for an increasing number of scenarios differentiates based on the kind of dynamism present on each application. The application with the higher variation in distribution of memory requirements is the Viterbi encoder/decoder and gains around 10% for every new memory bank added, even for a platform growing from four to five banks. In contrast, the application with the lowest number of different cases is blowfish and further exploit a platform with more than three banks. Another case in which smaller energy gains are achieved, after a number of platform supported scenarios have been reached, is the PGP. In this benchmark the introduction of more scenarios has an energy impact less than 5% after the number of three scenarios have been reached.

VIII. CONCLUSION

The scope of this work is to apply the memory-aware system scenario methodology to a wide range of multimedia application and test its effectiveness based on accurate energy models. A wide range of applications is studied that allow us to draw conclusions about different kinds of dynamic behaviour and their effect on application of the methodology. Results justify the effectiveness of the methodology in reduction of memory energy consumption, which is of great importance in embedded devices. Since memory size requirements are still met in all situations, performance is not reduced. The memory-aware system scenario methodology is suited for applications that experience dynamic behaviour with respect to memory organisation utilization during their execution.

REFERENCES

 I. Filippopoulos, F. Catthoor, P. G. Kjeldsberg, E. Hammari, and J. Huisken, "Memory-aware system scenario approach energy impact," in NORCHIP, 2012, nov. 2012, pp. 1 –6.

- [2] N. R. Miniskar, "System scenario based resource management of processing elements on mpsoc," Ph.D. dissertation, Katholieke Universiteit Leuven, 2012.
- [3] Z. Ma et al., Systematic Methodology for Real-Time Cost-Effective Mapping of Dynamic Concurrent Task-Based Systems on Heterogenous Platforms, 1st ed. Springer Publishing Company, Incorporated, 2007.
- [4] R. Gonzalez and M. Horowitz, "Energy dissipation in general purpose microprocessors," *Solid-State Circuits, IEEE Journal of*, vol. 31, no. 9, pp. 1277 –1284, sep 1996.
- [5] E. Cheung, H. Hsieh, and F. Balarin, "Memory subsystem simulation in software tlm/t models," in *Design Automation Conference*, 2009. ASP-DAC 2009. Asia and South Pacific, jan. 2009, pp. 811 –816.
- [6] T. Simunic, L. Benini, and G. De Micheli, "Cycle-accurate simulation of energy consumption in embedded systems," in *Design Automation Conference*, 1999. Proceedings. 36th, 1999, pp. 867 –872.
- [7] J. Hulzink, M. Konijnenburg, M. Ashouei, A. Breeschoten, T. Berset, J. Huisken, J. Stuyt, H. de Groot, F. Barat, J. David *et al.*, "An ultra low energy biomedical signal processing system operating at near-threshold," *Biomedical Circuits and Systems, IEEE Transactions on*, vol. 5, no. 6, pp. 546–554, 2011.
- [8] A. Kritikakou et al., "A scalable and near-optimal representation for storage size management," waiting for full reference after publication..., 2013
- [9] L. Benini, A. Macii, and M. Poncino, "A recursive algorithm for low-power memory partitioning," in Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on, 2000, pp. 78 83.
- [10] L. Benini et al., "Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation," *Design Test of Computers, IEEE*, vol. 17, no. 2, pp. 74 –85, apr-jun 2000.
- [11] A. Macii, L. Benini, and M. Poncino, Memory Design Techniques for Low-Energy Embedded Systems. Kluwer Academic Publishers, 2002.
- [12] P. R. Panda et al., "Data and memory optimization techniques for embedded systems," ACM Trans. Des. Autom. Electron. Syst., vol. 6, no. 2, pp. 149–206, Apr. 2001.
- [13] S. V. Gheorghita, et al., "System-scenario-based design of dynamic embedded systems," ACM Trans. Des. Autom. Electron. Syst., vol. 14, no. 1, pp. 3:1–3:45, Jan. 2009.
- [14] E. Hammari, F. Catthoor, J. Huisken, and P. G. Kjeldsberg, "Application of medium-grain multiprocessor mapping methodology to epileptic seizure predictor," in NORCHIP, 2010, nov. 2010, pp. 1 –6.
- [15] M. Palkovic, F. Catthoor, and H. Corporaal, "Dealing with variable trip count loops in system level exploration." in ODES: 4th Workshop on Optimizations for DSP and Embedded Systems, 2006.
- [16] M. Palkovic et al., "Systematic preprocessing of data dependent constructs for embedded systems," Journal of Low Power Electronics, Volume 2, Number 1, 2006.
- [17] M. Palkovic, H. Corporaal, and F. Catthoor, "Heuristics for scenario creation to enable general loop transformations," in *System-on-Chip*, 2007 International Symposium on, nov. 2007, pp. 1 –4.
- [18] P. Garcia, K. Compton, M. Schulte, E. Blem, and W. Fu, "An overview of reconfigurable hardware in embedded systems," *EURASIP J. Embedded Syst.*, vol. 2006, no. 1, pp. 13–13, Jan. 2006.
- [19] S. Himpe, G. Deconinck, F. Catthoor, and J. van Meerbergen, "Mtg* and grey-box: modelling dynamic multimedia applications with concurrency and non-determinism," in *System Specification and Design Languages:* Best of FDL'02, 2002.
- [20] P. Meinerzhagen, S. Y. Sherazi, A. Burg, and J. N. Rodrigues, "Bench-marking of standard-cell based memories in the sub-vt domain in 65-nm cmos technology," *IEEE Transactions on Emerging and Selected Topics in Circuits and Systems*, vol. 1, no. 2, 2011.
- [21] P. Meinerzhagen, C. Roth, and A. Burg, "Towards generic low-power area-efficient standard cell based memory architectures," in *Circuits and Systems (MWSCAS)*, 2010 53rd IEEE International Midwest Symposium on. IEEE, 2010, pp. 129–132.
- [22] L. Pouchet, "Polybench: The polyhedral benchmark suite."
- [23] M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on. IEEE, 2001, pp. 3–14.
- [24] C. Lee, M. Potkonjak, and W. Mangione-Smith, "Mediabench: a tool for evaluating and synthesizing multimedia and communications systems," in *Proceedings of the 30th annual ACM/IEEE international symposium* on Microarchitecture. IEEE Computer Society, 1997, pp. 330–335.