Iason Filippopoulos

Exploration of energy efficient memory organizations exploiting data variable based system scenarios

Doctoral thesis for the degree of philosophiae doctor

Trondheim, September 2015

Norwegian University of Science and Technology Faculty of Information Technology, Mathematics and Electrical Engineering Department of Electronics and Telecommunications



NTNU

Norwegian University of Science and Technology

Doctoral thesis for the degree of philosophiae doctor

Faculty of Information Technology, Mathematics and Electrical Engineering Department of Electronics and Telecommunications

 \odot 2015 Iason Filippopoulos. All rights reserved

ISBN (printed version) ISBN (electronic version) ISSN 1503-8181

Doctoral theses at NTNU,

Printed by NTNU-trykk

Abstract

Modern embedded systems are capable of performing a wide range of tasks and their popularity is increasing in many different application domains. The recent progress on the semiconductor processing technology greatly improves the performance of the embedded systems, due to the increased number of transistors on a single chip. The continuous performance improvement increases the possibilities for new embedded system designs. However, many embedded systems rely on a battery source, which puts a significant limitation on their lifetime and usage.

In this thesis, we focus on the design of energy efficient memory architectures for embedded systems. A hardware/software co-design methodology is proposed for the reduction of the energy consumption on the memory subsystem. The methodology exploits variations in memory needs during the lifetime of an application in order to optimize energy usage. The different resource requirements, that change dynamically at run-time, are organized into groups to efficiently handle a very large exploration space. Apart from the development of the methodology, an extended memory model is included in this work. The memory models is based on existing state-of-the-art memories, available from industry and academia. In addition, the impact of the technology scaling is studied and the effectiveness of the proposed methodology is analyzed for the future memory architectures.

We also investigate the combination of the developed methodology with known code transformation techniques, specifically data interleaving. The proposed design methodology aims to be compatible with the already available code optimization techniques. We further extend the evaluation of the memory design methodology using a test-case wireless system. The proposed reconfigurable memory subsystem is studied in a dynamic platform with several reconfiguration options that combine the memory and the processing elements.

Preface

This doctoral thesis was submitted to the Norwegian University of Science and Technology (NTNU) in partial fulfillment of the requirements for the degree philosophiae doctor (PhD). The thesis is a part of a dual PhD program between NTNU and the Catholic University of Leuven (K. U. Leuven), in cooperation with Interuniversity Microelectronics Center (IMEC). The work herein was performed at the Department of Electronics and Telecommunications, NTNU and the Department of Electrical Engineering, KU Leuven. The work was performed under the supervision of Professor Per Gunnar Kjeldsberg and Professor Francky Catthoor.

Acknowledgements

I would like to thank my supervisors Prof. Per Gunnar Kjeldsberg and Prof. Francky Catthoor for their support and advise through the long process that eventually became this thesis. I also extend my gratitude to my co-supervisor Prof. Sverre Hendseth for providing encouragement and positive attitude all these years.

I would also like to thank Mladen for sharing both his direct and thought-provoking opinions and office space with me. Furthermore, I thank Elena and Yahya for our great co-operation and their patience on the evaluation meetings. I was lucky to meet great co-workers at NTNU and IMEC that offered their help.

Finally, I would like to thank my family and friends for their support.

Iason Filippopoulos September 2015

Contents

	Pref	tract	iii v v
Li	st of	Tables	ix
\mathbf{Li}	\mathbf{st} of	Figures	хi
Li	st of	Symbols	ciii
1	Inti	roduction	1
	1.1	Embedded Systems and Energy Consumption - what is our	1
	1.0	general goal	1
	1.2	Data Intensive Applications - what is our general goal	1
	1.3	Brief summary of current way of tackling and what has not been addressed here	1
	1.4	Problem Statement	1
	1.5	Proposed Solution	1
	1.6	Thesis Outline - what is covered in which paper	1
2	Bac	ekground	3
	2.1	Scratch-pad Memory Architectures - related work incl	3
	2.2	System Scenarios - all the literature with focus on the ones	
		related	3
	2.3	DTSE	3
3	Me	thodology	5
	3.1	System Scenario Platform	5
		3.1.1 Target memory platform architecture	5
		3.1.2 Memory models	5
		3.1.3 Technology scaling	5

	3.2	Data variable based memory-aware system scenario method-	
		ology	5
		3.2.1 Interleaving exploration based on data variables	5
		3.2.2 Design-time profiling based on data variables	5
		3.2.3 Design-time system scenario identification based on	
		S v	5
		3.2.4 Run-time system scenario detection and switching based	
			5
		on data variables	0
4	Res	earch Results and Contributions	7
	4.1	Contribution A: Memory-Aware Methodology Development .	7
	4.2	Contribution B: System Scenarios on Memory and PEs	7
	4.3	Contribution C: Integrated Interleaving and Data-to-Memory	
		Mapping	7
	4.4	Contribution D: Interconnection Cost Scaling	7
	4.5		7
	4.6	Paper A.II	7
	4.7	Paper A.III	7
	4.8	Paper B.I	7
	4.9		7
	4.10		7
5	Con	elusions	q

List of Tables

List of Figures

List of Symbols

Introduction

- 1.1 Embedded Systems and Energy Consumption what is our general goal
- 1.2 Data Intensive Applications what is our general goal
- 1.3 Brief summary of current way of tackling and what has not been addressed here
- 1.4 Problem Statement
- 1.5 Proposed Solution
- 1.6 Thesis Outline what is covered in which paper

Background

- 2.1 Scratch-pad Memory Architectures related work incl
- 2.2 System Scenarios all the literature with focus on the ones related

- vs. use case - pareto

2.3 DTSE

_

Methodology

- 3.1 System Scenario Platform
- 3.1.1 Target memory platform architecture
- 3.1.2 Memory models
- 3.1.3 Technology scaling
- 3.2 Data variable based memory-aware system scenario methodology
- 3.2.1 Interleaving exploration based on data variables
- 3.2.2 Design-time profiling based on data variables
- 3.2.3 Design-time system scenario identification based on data variables
- 3.2.4 Run-time system scenario detection and switching based on data variables

Research Results and Contributions

- 4.1 Contribution A: Memory-Aware Methodology Development
- 4.2 Contribution B: System Scenarios on Memory and PEs
- 4.3 Contribution C: Integrated Interleaving and Data-to-Memory Mapping
- 4.4 Contribution D: Interconnection Cost Scaling
- 4.5 Paper A.I Abstract My contribution
- 4.6 Paper A.II
- 4.7 Paper A.III
- 4.8 Paper B.I
- 4.9 Paper C.I
- 4.10 Paper D.I

Conclusions