# **RTL FILE of SAP1 Processor Project**

## (Modifed Processor)

## **Group:-** G7

#### Team:-

1.	Ibrahim Samy	Section 1
2.	Yahia Mohammed	Section 4
3.	Yahia Shaban	Section 4
4.	Youssef Samy	Section 4

### Instructions Table:-

Instruction	Opcode	<b>Memory Access</b>	Meaning
LDA	000	Yes (5-bit address)	Load Memory Word to ACC
ADD	001	Yes (5-bit address)	Add Memory Word to ACC
SUB	010	Yes (5-bit address)	Sub Memory Word from ACC
SHIFT LEFT	011	No	Shift the ACC to Left
SHIFT RIGHT	100	No	Shift the ACC to Right
OUT	101	No	Move the ACC content to Out register
HLT	111	No	Stop program execution

Instruction	Time Signal	Phase	Micro-Operation		СР	EP H	LM	CE L	LI	EI	LA	EA H	SU ALU	EU H	LB	LO
	T1	Fetch	MAR	←PC	0	1	0	1	1	1	1	0	00	0	1	1
XXX	T2	Fetch	PC IR	$ \leftarrow PC+1 \\ \leftarrow RAM[MAR] $	1	0	1	0	0	1	1	0	00	0	1	1
	<i>T3</i>	Execute	MAR	← IR(40)	0	0	0	1	1	0	1	0	00	0	1	1
LDA	T4	Execute	A SC	$ \leftarrow RAM[MAR] \\ \leftarrow 0 $	0	0	1	0	1	1	0	0	00	0	1	1
	<i>T3</i>	Execute	MAR	← IR(40)	0	0	0	1	1	0	1	0	00	0	1	1
ADD	T4	Execute	$\boldsymbol{B}$	$\leftarrow RAM[MAR]$	0	0	1	0	1	1	1	0	00	0	0	1
	T5	Execute	A SC	<b>←</b> A + B <b>←</b> 0	0	0	1	1	1	1	0	0	00	1	1	1
	<i>T3</i>	Execute	MAR	← IR(40)	0	0	0	1	1	0	1	0	00	0	1	1
SUB	<i>T4</i>	Execute	В	$\leftarrow RAM[MAR]$	0	0	1	0	1	1	1	0	00	0	0	1
502	T5	Execute	A SC	<b>←</b> A + B' + 1 <b>←</b> 0	0	0	1	1	1	1	0	0	11	1	1	1
SHIFT LEFT	<i>T3</i>	Execute	A SC	← SLL A ← 0	0	0	1	1	1	1	0	0	10	1	1	1
SHIFT RIGHT	<i>T3</i>	Execute	A SC	$ \leftarrow SRL A  \leftarrow 0 $	0	0	1	1	1	1	0	0	01	1	1	1
OUT	<i>T3</i>	Execute	OUT SC	<i>←</i> A <i>←</i> 0	0	0	1	1	1	1	1	1	00	0	1	0
HLT	<i>T3</i>	Execute	HALT	<b>←</b> 1	0	0	1	1	1	1	1	0	00	0	1	1