




PCI Bus


W.J. BUCHANAN, *Napier University, Edinburgh, UK.*








North/south bridge





*North/south
bridge*




	Required pins		Optional pins	
Address and data	<div> <div>AD[31:0]</div> <div>C/BE[3:0]#</div> <div>PAR</div> </div>	<div> <div>↔</div> <div>↔</div> <div>↔</div> </div>	<div> <div>↔</div> <div>↔</div> <div>↔</div> <div>↔</div> <div>↔</div> </div> <div> <div>AD[63:31]</div> <div>C/BE[7:4]#</div> <div>PAR64</div> <div>REQ64#</div> <div>ACK64#</div> </div>	64-bit extension
Interface control	<div> <div>FRAME#</div> <div>TRDY#</div> <div>IRDY#</div> <div>DEVSEL#</div> <div>STOP#</div> <div>ID SEL</div> </div>	<div> <div>↔</div> <div>↔</div> <div>↔</div> <div>↔</div> <div>↔</div> <div>→</div> </div>	<div> <div>↔</div> <div>↔</div> <div>↔</div> <div>↔</div> <div>→</div> <div>→</div> <div>→</div> <div>→</div> </div> <div> <div>LOCK#</div> <div>INTA#</div> <div>INTB#</div> <div>INTC#</div> <div>INTD#</div> </div>	Interface control Interrupts
Error reporting	<div> <div>PERR#</div> <div>SERR#</div> </div>	<div> <div>↔</div> <div>↔</div> </div>	<div> <div>→</div> </div> <div> <div>INTD#</div> </div>	
Arbitration (masters only)	<div> <div>REQ#</div> <div>GNT#</div> </div>	<div> <div>←</div> <div>→</div> </div>	<div> <div>↔</div> <div>↔</div> </div> <div> <div>SBO#</div> <div>SDONE</div> </div>	Cache support
System	<div> <div>CLK</div> <div>RST#</div> </div>	<div> <div>→</div> <div>→</div> </div>	<div> <div>←</div> <div>→</div> <div>←</div> <div>←</div> <div>←</div> </div> <div> <div>TDI</div> <div>TDO</div> <div>TCK</div> <div>TMS</div> <div>TRST#</div> </div>	Jtag

PCI lines



*Transfer
modes*




C/BE3	C/BE2	C/BE1	C/BE0	Description
0	0	0	0	INTA sequence
0	0	0	1	Special cycle
0	0	1	0	I/O read access
0	0	1	1	I/O write access
0	1	1	0	Memory read access
0	1	1	1	Memory write access
1	0	1	0	Configuration read access
1	0	1	1	Configuration write access
1	1	0	0	Memory multiple read access
1	1	0	1	Dual addressing cycle
1	1	1	0	Line memory read access
1	1	1	1	Memory write access with invalidations

For a write operation:

1. **Address phase.** Activate FRAME#. Set C/BE lines. AD31-A0.
2. **Handshaking lines.** Target sets TRDY (Target Ready). Initiator sets IRDY (Initiator Ready).
3. **Data transfer.** Set BE lines to indicate the size of the data transfer.

PCI write transfer


Write access



Indicates that target can accept data from the bus

Indicates that initiator has placed valid data on the bus

Read access



Indicates that initiator can accept data from the bus

Indicates that there is valid data on the bus


PCI bus cycles

1. **INTA sequence** – addresses an interrupt controller where interrupt vectors are transferred after the command phase.
2. **Special cycle** – used to transfer information to the PCI device about the processor's status. The lower 16 bits contain the information codes, such as 0000h for a processor shutdown, 0001h for a processor halt, 0002h for x86specific code and 0003h to FFFFh for reserved codes. The upper 16 bits (AD31–AD16) indicate x86specific codes when the information code is set to 0002h.
3. **I/O read access** – indicates a read operation for I/O address memory, where the AD lines indicate the I/O address. The address lines AD0 and AD1 are decoded to define whether an 8-bit or 16-bit access is being conducted.
4. **I/O write access** – indicates a write operation to an I/O address memory, where the AD lines indicate the I/O address.
5. **Memory read access** – indicates a direct memory read operation. The byte-enable lines (BE) identify the size of the data access.
6. **Memory write access** – indicates a direct memory write operation. The byte-enable lines (BE) identify the size of the data access.

*Command
lines*


1. **Configuration read access** – used when accessing the configuration address area of a PCI unit. The initiator sets the IDSEL line activated to select it. It then uses address bits AD7–AD2 to indicate the addresses of the double words to be read (AD1 and AD0 are set to 0). The address lines AD10–AD18 can be used for selecting the addressed unit in a multi-function unit.
2. **Configuration write access** – similar to the configuration read access, but data is written from the initiator to the target.
3. **Memory multiple read access** – used to perform multiple data read transfers (after the initial addressing phase). Data is transferred until the initiator sets the signal inactive.

1. **Dual addressing cycle** – used to transfer a 64-bit address to the PCI device (normally only 32-bit addresses are used) in either a single or a double clock cycle. In a single clock cycle the address lines AD63–AD0 contain the 64-bit address (note that the Pentium processor only has a 32-bit address bus, but this mode has been included to support other systems). With a 32-bit address transfer the lower 32 bits are placed on the AD31–AD0 lines, followed by the upper 32 bits on the AD31–AD0 lines.
2. **Line memory read access** – used to perform multiple data read transfers (after the initial addressing phase). Data is transferred until the initiator sets the signal inactive.
3. **Memory write access with invalidations** – used to perform multiple data write transfers (after the initial addressing phase).




Device-a has asserted REQ#-A line

*Bus
arbitration*




Device-A is granted access to the bus when GNT#-A is asserted.

Bus arbitration




Device-A transaction begins by activating the FRAME# signal

Bus arbitration




Arbitrator decides that Device-B should get access to the bus next.

Bus arbitration



Data transferred using TDRY and IRDY. Device-B now owns the bus.

Bus arbitration



Device-B completes its transfer. Arbitrator has allow Device-A access to the bus, as it did not deassert REQ#-A.

Bus arbitration

PCI allows exclusive access while allowing other masters to access targets other than the locked targets. The sequence is:

- PCI targets that support exclusive accesses sample LOCK# when sampling the address.
- **If LOCK# is asserted during the address phase**, the target of the transaction will **not** mark itself as **locked** (since there is already another exclusive access taking place).
- If LOCK# is **deasserted** during the address phase, then the target of the transaction marks itself as **locked**.
- The target stays locked until FRAME# and LOCK# are deasserted.


*Locked
targets*

An agent that intends to lock a target must wait until any other locked transactions have ended before requesting and gaining control of the buses.

1. If an agent requires an exclusive operation, then the agent checks the state of the LOCK#.
2. If lock is already asserted, then the agent waits until FRAME#, and LOCK# are de-asserted, (previous lock is released).
3. If LOCK# is not asserted, and FRAME# is not asserted, then the agent asserts its unique REQ# in order to gain control of the buses.
4. When the agent is given control of the buses, (its GNT# is asserted by the arbiter), and LOCK# is not asserted, then the agent, (which is now a master), can assert LOCK#, the clock following the address phase.

The lock is established after the first data phase is complete.

*Establishing
a lock*



The agent, (master), that requires an exclusive transfer has been granted the buses and begins the transaction by asserting FRAME# and leaving LOCK# deasserted.

*CLOCK timing
diagram*

CLOCK


FRAME#

LOCK#

AD

IRDY#

TRDY#



The target samples LOCK# deasserted when address is sampled and marks itself as locked.

CLOCK timing
diagram

CLOCK


FRAME#

LOCK#

AD

IRDY#

TRDY#



The master asserts LOCK#, the clock following the address phase.

CLOCK timing
diagram

CLOCK

FRAME#

LOCK#

AD

IRDY#

TRDY#

1

2

3

4

6


Address


Data

5

The LOCK# is established after the first data phase is complete.

CLOCK timing
diagram





If the master wishes to continue the exclusive access it will continue to drive LOCK# until the LOCK# operation is complete; otherwise, the master will deassert LOCK#.

LOCK timing diagram

CLOCK

FRAME#

LOCK#

AD

IRDY#

TRDY#

1

2

3

4

6

Address

Data

5

Indicates that the target (slave) has accepted the data, in response to a write request.

CLOCK timing
diagram

31

0

Unit ID		Man. ID	
Status		Command	
Class code			Rev.
BIST	Header	Latency	CLS
Base Address Register			
Reserved			
Reserved			
Expansion ROM Base Address			
Reserved			
Reserved			
MaxLat	MinGNT	INT-Pin	INT-Line

64-byte
header
in PCI
configuration
space

- *Man ID. Eg Intel is 8086.*
- *Class code. Eg 0100h identifies a SCSI controller.*

Registered used to communicate:

- *Configuration address (OCF8h).*
- *Configuration data (OCFCh)*

Configuration space

```
130 Print "Host PCI bridge test"
160 Print "PCI Configuration Address &80000000"
170 IOWRITE &CF8,2,&80000000
180 IOREAD &CFC,2
190 IF B1<>&10008086 THEN GOTO 410
```


```
210 Dim TEST(4)
220 TEST(1)=&FFFFFFFF
230 TEST(2)=&AAAAAAAA
240 TEST(3)=&05555555
250 TEST(4)=&00
260 D9=&80000000
270 REG = &060
280 REPEAT
290     TST = &01
300     IOWRITE &CF8,2,D9 + REG
310     REPEAT
320         IOWRITE &CFC,2,TEST(TST)
330         IOREAD &CFC,2
340         If B1 <> TEST(TST) Then GoTo 450
350         TST = TST + &01
360     UNTIL TST=&5
370     REG = REG + &04
380 UNTIL REG=&68
```

ration

```
130 Print "Host PCI bridge test"
160 Print "PCI Configuration Address &80000000"
170 IOWRITE &CF8,2,&80000000
180 IOREAD &CFC,2
190 IF B1<>&10008086 THEN GOTO 410
```

```
210 Dim TEST(4)
220 TEST(1)=&FFFFFFFF
230 TEST(2)=&AAAAAAAA
240 TEST(3)=&05555555
250 TEST(4)=&00
260 D9=&80000000
270 REG = &060
280 REPEAT
290     TST = &01
300     IOWRITE &CF8,2,D9 + REG
310     REPEAT
320         IOWRITE &CFC,2,TEST(TST)
330         IOREAD &CFC,2
340         If B1 <> TEST(TST) Then GoTo 450
350         TST = TST + &01
360     UNTIL TST=&5
370     REG = REG + &04
380 UNTIL REG=&68
```

ration



Host performs an I/O write to the configuration address port.

Config register

CLK

FRAME#

AD


C/BE#

IRDY#

TRDY#

DEVSEL#

GNT#



Basic read

CLK

FRAME#

AD

C/BE#

IRDY#

TRDY#

DEVSEL#

GNT#

1

3

9

Address

Data

Data

3

CMD

5

Byte
enable(s)

5

7

6

2

4

8

10

11

Basic write