




Model of regestor Design




Model of Counter Design




4-Bit Counter




CLOCK



Registers & Bus



128 Bit Ram



8-bit Display EEROM decoder Counter

