




ECE 222 Number Systems Review: Sept 10, 2018 - Carry bit = overflow (usigned) - If a in dits long, and b, then atb ear be rep. in not bits. "a+b? In bits. " need Tlog_k T more bits. - Rangel: - 18 comp: [-(2n-1), 2n-1] => 2 g comp: [-2n-1, 2n-1-1] -s usigned: [0,21-1] => usigned (~A) = 2"-usigned(A) Signed Anthometic: - if a, b have dif signs, no overflow possible (for addition!) 3 same sign but answer dif orga? duerflow $11 - 2 + -6 = -8 \Rightarrow 2^n - v(2) + 2^n - v(6)$: 2"+2"--8 Jon 5 " 278" V I game carry for signed. Extension: Add 1's for negative, o's for positive. (same dig. as sign)













Register Transfer Level Notation: 1) Symbolic names for mem. locations. (Loc1, Loc2) 2) Reg. names for registers (RO,R,) 3) [Loc I] means content @ add Loc 1 4) annol signals: T, Tz (symbolic) (dereforence pointy)
5) RI & [Local] Left warran, right value. 1) R, E [[R_]] val at addr in R2 to R1 2) [R,] + [Rz] vot at Rz to addrin R. 3) R, = LOCI R, gets Loci address. Assembly Language Notation: Load, Stone, etc. Immediate Val: Used for constants: SUB RZ, RZ, #I = RZ & [RZ]-1 Addressing Modes: Immediate HValup R Abs ··· etc LOC Operand is const. #6 Move RO, #200 RO = 200 Register Addressing grerand is reg. Rz Add Rz, Rz, Ry RZ E [R3] + [R4] Absolute (direct) Addressing. LOad R3LOC operand is in mem. LOCi



Sept 28, 2018 - "call" instruction " Using linkage method. (save return address). 1) I time contents of PC - s link register (\$14) (PC postinguement) after 2) Branch to target address. 3) Perform function, then branch back to addr in L.R. - Nesting? Check ahead of time. - SUBI save LR onto stack before calling sub2. 4 pop when SUB2 done. 3 Could arenflow or be buggy. - Passing Pavameters: 18 Registers & low # of params, not recurive, doesn't call another sub issaure rego 2) Men locations Not rlly used. 3) Stack. if not Prg's, menthis - Must restone used registers in subsorbines (that aren't garams). Franto stack at beginning of subratine. Pop at end to restore. - If using stack for params: 1) Push parains in stack before calling. e) In subroutine, push each register used by four an stack, then load params from stack Edon't pop). 3) can overnite params on stack for retuned vals. 4) Restore all registers and restore of Ptr. 5) lop params after getting return value. Stack Frames: France pointer allows nested subrutines. (negister, \$11) SP-\$12. - stack frame: all items on stack prior to calling subrowne and during its esceution. -> Most stone frame points value in stack when calling. 1) retir address (LR) (o) params order 2) FP (copy SP-> TP) = OLD FP value, CUR SP Location on 3) Lucal Vors 4) Reg values to be restored later

- To restore FP, make it point to soved val. - Returning: 1) Pop saved reg. vals back 2) De allocate local vers 3) Save old FP back to FP 4) lestone LR 5) return More Instructions: Logic: and, or, not. O-extended Shift/Rotate: Lishift L: logical shift heft - anth shift mesernes sign Rotate L: M's bits to LS bits. s"with carry" uses carry in rotate (1 explore bit) Hosembler: Converts to m lang. ARM: Risc aspects: - only LO /STR accesses mem - ALL instr only an registers All ARM CISC Aspects: - Auto inc/dec, PC-relative - condition codes (N, Z, C, etc) - Multiple meg can be loaded from block of consec mem words, or stored in a block using single makes

ARM Memory:
Byte addrable, words /half/bytes (aligned)
is can only read if % len Registers: 16 22 bit neg's. - RIS PC, RI3 SP, RI4 LR, RIL FP STUST convention - CPSR/PSR Status neg! status oco : (015) 31you wished the 1810 A 2018 Earl to SN- lifres 40, else 0 5 2 - 1 if res = 0, else 0 -s V - lif are flow, else o -c - lif any out, else o to2) 6 224 that Oct 03, 2018 Addressing Mecles: [en, # offset] PC Relative 10 (Rz) in Risc 12 bit or another reg. Pre-Index: LOR Rd, [Rn, Hoffset] . Rd C [[Rn] + offset] 12 bit or another reg Pre-Index w/ WB: LIDER Rd, [Rn, Hoffset]! STR RO, [R13, #-4]! 45 Canalso Shift in-incl. R13 becomes R13-4, Ro stored. SLOR, RO, ERI, -RZ, LSL #4J! : ROF [[R] - 16 [R2]] : R, F [R,] - 16 = [R] Post-Index: LOR Rd, [Rn], # offset Rd C[[RN]] RNE [RN] + affect



Oct 5,2018 Companistans: CMP A,8 0 A-B VSIGNED: A 28 (COR Z = O COR Z = O COR Z) = O A < B (C o r 2) = 1 SIGNED: A ? 8 (N=0 AND V=0) OR (N=1 AND V=1) (NOV=0 Assembler sincethes: AREA, ENTRY, de ... Pseudo-Instra: = cheeks if systiment bits. MOV if enough, else LOAD address. Oct 12, 2018 Push/Pop from Stade: op Eddy-mode 3 Econd 3 Rn 5/3, reglist op-LOM/STM aday-mole - IA: in a after access, OB: dec before access. cond - word exec LOMED POP (LOMIA) ho: base men adely STMFD POSIN (STMOB) !: up himal (final address - RN) reglist - LOW # reg in conest addy. Multi-pass Assemblers and Linkers: Refer to CS241e notes. Oct 15,2018 I/o Device interface: Allows cen to talk to Todewie a DATA, CONTROL, STATUS register for each I/o levice. - 1 byte each. but word aligned -> connected to Interconnection network - program-controlled } How to know there is lata?