

ECE 222

Number Systems Review:

Sept 10, 2018

- Carry bit = overflow (unsigned)
- If a is n bits long, and b , then $a+b$ can be rep. in $n+1$ bits.
 - $a+b$? $2n$ bits.
 - need $\lceil \log_2 k \rceil$ more bits.

Ranges:

- Sign bit: $[-(2^{n-1}-1), 2^{n-1}-1]$
- 1's comp: $[-(2^{n-1}-1), 2^{n-1}-1]$
- 2's comp: $[-2^{n-1}, 2^{n-1}-1]$
- Unsigned: $[0, 2^n-1] \Rightarrow \text{unsigned}(\sim A) = 2^n - \text{unsigned}(A)$
↑ 2's.

Signed Arithmetic:

- If a, b have dif. signs, no overflow possible (for addition!)
 - same sign but answer dif sign? overflow

Example:

Sept 12, 2018

$$\begin{aligned} 1) -2 + -6 &= -8 \Rightarrow 2^n - U(2) + 2^n - U(6) \\ &= 2^n + 2^n - 8 \\ &= 2^{n+1} - 8 \end{aligned}$$

$\begin{array}{r} 1110 \\ + 1010 \\ \hline 11000 \end{array}$

$\begin{array}{r} 8 \\ \hline -8 \end{array}$

↑ ignore carry for signed.

Extension:

Add 1's for negative, 0's for positive. (same dig. as sign)

Computers:

General purpose or application specific.

Sep 14, 2018

Types:

- 1) PC's - usual
- 2) Workstations - powerful PC's for industry
- 3) Enterprise - servers, mainframes
- 4) Supercomputers - weather, crypto
- 5) Embedded - controlling systems (MP4, ABS) ← often not visible. *popular
- 6) Cloud - Geo-distributed. connected via internet.

Programmable Computer:

- 1) Store instr's
- 2) Exec instr's
- 3) conditional exec. } May be mechanical (gears)


Refer to slides for computer history. → ENIAC: nuclear bombs

Digital Computer:

- Electronic circuits for programmable comp.
- Fast, binary ← can have "noise" w voltage values
- Functional Units:

- 1) Input
- 2) output
- 3) Memory
- 4) ALU
- 5) control unit.

Von Neumann Architecture:



Memory Systems:


Sept 15, 2018

Linearly addressable array of cells.

→ 1 cell = 1 digit.

→ byte addressable.

Need $\log_2(\text{mem_size})$ bits for (address).



2048 × 32

2k × 4 bytes = 8KB

← need 11 addr bits

1 for instr
1 for data

Cache: on/off chip

→ small, fast

faster b/c they use transistors > capacitors.
but, expensive.

Sec. Memory: Disks, flash.

→ large, slow

Prim. Memory: RAM

→ Med, fast

Registers:

→ on chip.

Processors use this. (fast).

CPU:

Central Control unit and ALU (+ registers)

ALU's: Logical/arithmetic operands

Control Unit: GET/Execute instructions from memory.

Bus:

Connection of wires used by functional units.

→ write signal to bus = bus driving


→ conflict if multiple driving at same time.

→ Control unit enforces this.

Connecting CPU → memory:

Sept 18, 2018

- Program Counter, instruction reg (current instr.), general purpose reg, control, ALU



Types of Registers:


Memory data reg - temp. store data. write: data to be written. read: data that was read

Memory address reg - temp. store address, regardless of operation.

- 1) $MAR \leftarrow PC$
- 2) READ
- 3) $IR \leftarrow MDR$
- 4) $PC += V \leftarrow \text{data length.}$


} "Fetch"

Connected Mem. Device:



Connected I/O Device:

Treat as memory devices "memory mapped I/O"



Instructions:

Commands. Seq: "program"

- 1) Fetch next instr READ
- 2) Decode
- 3) Fetch operands (if needed) READ
- 4) Perform
- 5) Store result (if needed) WRITE

IR - current instr (value)

PC - next instr (address)

Example:

1) LOAD R2, LOC

1) FETCH + increment PC

2) DECODE IR

3) MAR \leftarrow LOC

4) READ

5) R₂ \leftarrow MDR

* METER M: How many read/writes for x. instr?

→ Don't forget the READ to fetch instr.

2) STORE R4, LOC

1) Fetch, PC++

2) DECODE IR

3) MAR \leftarrow LOC

4) MDR \leftarrow R4

5) WRITE

3) C = [A] + [B]

[] means read from address. Left side: location.

Instruction Processing:

Mem. read/write = significant bottleneck.

More Registers:

CR: Control Register - control CPU behaviour

SR: Status Register - store flags for status

→ only PC, SR, CR can be directly modified by instructions.

→ NOT IR, MAR, MDR (Hardware does this)

RISC vs CISC:

RISC:

- Reduced Instr Set Computers
- Each inst does a simple function
- Simple for compilers
- ARM uses.

Sep 21, 2018

C158:

CISC: came before RISC
(simple for programmers)

- Complex ^(simple for programmers) " " " "
- complex functions (insert Queue)
- Hard for compiler
- Intel x86 uses.
- Hard to optimize instrs of dif sizes).

C18C:

- wastes space, tries to make all instrs same size.
uses extension words.

- How do instrs have diff sizes? can pass 2, 1, 0 addressees.
- Miller's rule

- ↳ Midterm: know how instrs are executed + special register.

Memory Addressing :

- "Address space" range of memory addresses. 24 bits? space = 2^{24} .
- "Byte Addressable", addresses are for byte, words = 4 bytes.

- "Byte Addressable", addresses are per byte, words = 4 bytes.
 ↳ Aligned if $\%4 == 0$. word Addressable is v. inefficient $\leftarrow \text{size} = 4$.

- Binary prefixes: $K = 2^{10}$, $M = 2^{20}$, $G = 2^{30}$... \rightarrow ALWAYS load initial. ignored ability.
 \rightarrow we will use KB, KiB = 1024 bytes. KB = 1000 bytes.

Endianness:

Which byte stored first?

- Big: Left bytes → low addresses (more sig. bits) *new*
→ little: Right bytes → low addresses (less sig. bits). *ARM*
→ Assume little.

Instr Types:

- 1) Data Transfers (load & store) mem ↔ processor

- 2) A/L (add)

- 3) Seq. and control (branch)

- 4) I/O (store/load) $I/O \leftrightarrow$ processor (user-mapped)

ISA: Instr. set architecture

Register Transfer Level Notation:

Sept 24, 2018

- 1) Symbolic names for mem. locations. ($LOC1, LOC2$)
- 2) Reg. names for registers ($R0, R1$)
- 3) $[LOC1]$ means content @ addr $LOC1$
- 4) Control signals: T_1, T_2 (symbolic) (dereference pointer)
- 5) $R1 \leftarrow [LOC1]$ left location, right value.

Example:

- 1) $R_1 \leftarrow [R_2]$ val at addr in R_2 to R_1 , can't do $R_1 \leftarrow R_2$
- 2) $[R_1] \leftarrow [R_2]$ val at R_2 to addr in R_1 .
- 3) $R_1 \leftarrow LOC1$ R_1 gets $LOC1$ address.

Assembly Language Notation:

Load, Store, etc.

Immediate Val: Used for constants:

$SUB\ R2, R2, \#1 = R2 \leftarrow [R2] - 1$

Addressing Modes:

Immediate	#Value
Reg	R_i
Abs	$LOC \dots etc$

Immediate Addressing:

Operand is const. $\#G$

Move $R0, \#200$
 $R0 \leftarrow 200$

Register Addressing:

Operand is reg. R_2

Add $R2, R3, R4$
 $R2 \leftarrow [R3] + [R4]$

Absolute (direct) Addressing:

operand is in mem. LOC_i

Load $R3, LOC$
 $R3 \leftarrow [LOC]$

Register Indirect Addressing:

Operand is stored in reg/mem loc. R_i } pointers
Load $R_0, (R_i) : R_0 \leftarrow [[R_i]]$ } 2 accesses in risc

Index Addressing:

Sept 26, 2018

Load $R_1, 20(R_0) : R_1 \leftarrow [[R_0] + 20]$
→ Data structures (like frame pointers)

Base with Index Addressing:

Register holds the offset. Load $R_2, (R_0, R_1) : R_2 \leftarrow [[R_0] + [R_1]]$
can also do $R_2, 10(R_0, R_1)$ (adds 10). 3D arrays.

PC-Relative Addressing:

Uses PC as the register for index addressing.
Move $R_0, -16(PC) : R_0 \leftarrow [PC] + -16$


Auto Increment Addressing:

$(R_i) +$ Load $R_2, (R_3) + : R_2 \leftarrow [[R_3]], R_3 \leftarrow [R_3] + \text{inc}$
Post vs pre increment: pre: $+(R_3)$ size of R_3

Auto Decrement:

Self explanatory

Stacks:



STORE $R_2, -(SP)$ push
LOAD $R_2, (SP) +$ pop

Subroutines:

Sept 28, 2018

- "call" instruction

→ Using linkage method. (save return address).

- 1) Store contents of PC → link register (\$14) (PC post-increment) after call
- 2) Branch to target address.
- 3) Perform function, then branch back to addr in L.R.

→ Nesting? Check ahead of time.

→ SUB1 save LR onto stack before calling SUB2.

→ pop when SUB2 done.

→ Could overflow or be buggy.

- Passing Parameters:

- 1) Registers ↔ low # of params, not recursive, doesn't call another sub w/ same Regs
- 2) Mem locations Not rilly used.
- 3) Stack. if not Reg's, then this

- Must restore used registers in subroutines (that aren't params). Push to stack at beginning of subroutine. Pop at end to restore.

- If using stack for params:

- 1) Push params on stack before calling.
- 2) In subroutine, push each register used by fn on stack, then load params from stack (don't pop).
- 3) Can overwrite params on stack for returned vals.
- 4) Restore all registers and restore S.Ptr.
- 5) Pop params after getting return value.

Stack Frames:

Frame pointer allows nested subroutines. (register, \$11) SP-\$12.

→ stack frame: all items on stack prior to calling subroutine and during its execution.

→ Must store frame pointer value on stack when calling.

- order ↓
- 1) return address (LR) [0] params
 - 2) FP (copy SP → FP) ← * OLD FP value, CUR SP Location on stack.
 - 3) Local Vars
 - 4) Reg values to be restored later

- To restore FP, make it point to saved val.
 $FP = *(FP)$

- Returning:

Oct 1, 2018

- 1) Pop saved reg. vals back
- 2) De-allocate local vars
- 3) Save old FP back to FP
- 4) Restore LR
- 5) Return

Misc Instructions:

Logic: and, or, not. 0-extended

Shift/Rotate:

LSHIFT L: logical shift left. → arith. shift preserves sign
Rotate L: MS bits to LS bits.

→ "with carry" uses carry in rotate (1 extra bit)

Assembler:

Converts to m lang.

ARM:

Risc Aspects:

- Fixed len instrs
- only LD/STR accesses mem
- ALU instr only on registers

All ARM

CISC Aspects:

- Auto inc/dec, PC-relative
- condition codes (N, Z, C, etc)
- Multiple reg can be loaded from block of consec mem words, or stored in a block using single instr

ARM Memory:

Byte addressable, words/half/bytes (aligned)
Can only read if % len

Registers:

16 32 bit reg's.

- R15 PC, R13 SP, R14 LR, R11 FP

→ Just convention

- CPSR/PSR status reg.

→ N Z C V

→ N - 1 if res < 0, else 0

→ Z - 1 if res = 0, else 0

→ V - 1 if overflow, else 0

→ C - 1 if carry out, else 0

Addressing Modes:

Oct 03, 2018

[Rn, #offset] PC Relative
12 bit or another reg.

10(R2) in RISC

Pre-Index:

LDR R2, [Rn, #offset] $R_2 \leftarrow [R_n] + \text{offset}$

12 bit or another reg.

Pre-Index w/ WB:

LDR R2, [Rn, #offset]! STR R0, [R13, #-4]!

→ Can also shift in-emb.

R13 becomes R13 - 4, R0 stored.

→ LDR, R0, [R1, -R2, LSL #4]!

: $R_0 \leftarrow [R_1] - 16[R_2]$

: $R_1 \leftarrow [R_1] - 16 * [R_2]$

Post-Index:

LDR R2, [Rn], #offset

$R_2 \leftarrow [R_n]$

$R_n \leftarrow [R_n] + \text{offset}$

Mem operations:

LDR/STR - words

"H - half

"B - bytes

"SH/"SB - sign-extended loads (no write)

LDM/SDM - multiple words

→ LDM R10!, {R0, R1, R6, R7}

→ If [R10] = 1000, words at 1000, 1004, 1008, 1012 are loaded into the registers, R10 is 1016 after all transfers.

Arith. Instructions:

ADD R0, R2, R4, LSL #4 $R_0 \leftarrow [R_2] + 4 * [R_4]$
 takes 2nd one.

MLA R0, R4, R5, R6 $R_0 \leftarrow ([R_4] * [R_5]) + [R_6]$
 can't use offset for thrs.

Test/Compare Instructions:

TST, TEQ for bitmasks.

TST R3, #1 LSL #31 gets most sig. bit.

→ AND of R3 and 1000...00 sets Z.

TEQ: XOR - equality

→ Doesn't store results! only status bits.

→ SUBS keeps result + cond. code.

} sets status
bits by
default.

Branching:

PC is PC+2 when BEQ executes. If label is used, this is done for you. BEQ: Z=1.

EQ is a suffix. Others: NE, MI, PL, etc

- AL is default suffix (BAL). B same as BAL, TST → TSTAL

Comparisons:

Oct 5, 2018

CMP A, B \Leftrightarrow A - B

UNSIGNED: $A \geq B \Leftrightarrow C=1$ $A > B \Leftrightarrow C=1 \text{ OR } Z=0 \Leftrightarrow (\bar{C} \text{ OR } Z)=0$
 $A < B \Leftrightarrow C=0$ $A \leq B \Leftrightarrow (\bar{C} \text{ OR } Z)=1$

SIGNED: $A \geq B \Leftrightarrow (N=0 \text{ AND } V=0) \text{ OR } (N=1 \text{ AND } V=1) \Leftrightarrow N \oplus V = 0$

Assembler Directives:

AREA, ENTRY, etc...

Pseudo-instrs:

= checks if sufficient bits. MOV if enough, else LOAD address.

Push/Pop from Stack:

Oct 12, 2018

op {addy-mode} {cond} Rn{!}, reglist

op - LDM/STM

addy-mode - IA: inc after access, DB: dec before access.

Cond - cond exec

Rn: Base mem addy

!: optional (final address \rightarrow Rn)

reglist - low # reg in lowest addy.

LDMFD Pop (LDMIA)

STMFD Push (STMDB)

Multi-pass Assemblers and Linkers:

Refer to CS241e notes.

I/O Device Interface:

Oct 15, 2018

Allows CPU to talk to I/O device

- \rightarrow DATA, CONTROL, STATUS register for each I/O device. - 1 byte each, but word aligned
- \rightarrow Connected to Interconnection network
- \rightarrow Program-controlled
- \rightarrow Interrupt-driven: } How to know there is data?