University of Engineering and Technology, Taxila Department of Computer Engineering



Lab Report 03

For the Course of DSD lab

Submitted By: Muhammad Ibrahim (21-CP-26)

Section: Omega

Lab Instructor: Sir Shahid Ali

Course Instructor: Dr. Abdul rehman aslam

Date: 26-01-24.

Course Title: DSD Lab

Lab Tasks


Question:

Task 1:

Design a full adder using two half adders using hierarchical modeling and other primitive logic gate (if required). Simulate and verify the following truth table in Xilinx ISE simulator.

	Input	Out	put		
Α	В	Carry	Sum	Carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

.....



Code:

```
//21 cp-26
 module Taskl(output S,Cout,input A,B,Cin);
 wire w1,w2,w3;
 half adder hal(.S(wl),.Cout(w2),.A(A),.B(B));
 half adder ha2(.S(S),.Cout(w3),.A(Cin),.B(w1));
 or ol (Cout, w2, w3);
 endmodule
 module half adder(output S,Cout,input A,B);
 xor x1(S,A,B);
 and al(Cout, A, B);
  endmodule
//21_cp-26
module Task1(output S,Cout,input A,B,Cin);
wire w1,w2,w3;
half_adder hal(.S(w1),.Cout(w2),.A(A),.B(B));
half_adder ha2(.S(S),.Cout(w3),.A(Cin),.B(w1));
or o1 (Cout,w2,w3);
endmodule
module half_adder(output S,Cout,input A,B);
xor x1(S,A,B);
and a1(Cout,A,B);
```

endmodule

TestBench:

```
module Taskith;
   // Inputs
   reg A;
   reg B;
   reg Cing
   // Outputs
   wire S;
wire Cout;
   // Instantiate the Unit Under Test (UUT)
      .Cout (Cout.),
      -A(A),
      .B(B),
      .Cin(Cin)
   initial begin
      // Initialize Inputs
      A = 0;
B = 0;
      Cin = 0;
      // Weit 100 nfor global reset to finish
      $100;
      $10 A-0;B-0;Cin-0;
      $10 A=0;B=0;Cin=1;
      $10 A-0;B-1;Cin-0;
$10 A-0;B-1;Cin-1;
      $10 A-1;B-0;Cin-0;
      $10 A-1;B-0;Cin-1;
      $10 A-1;B-1;Cin-0;
      $10 A-1;B-1;Cin-1;
      // Add atimulus here
emdmodu le
```

```
//21-CP-26
module Task1tb;

// Inputs
reg A;
reg B;
reg Cin;

// Outputs
wire S;
wire Cout;

// Instantiate the Unit Under Test (UUT)
Task1 uut (
```

```
.S(S),
             .Cout(Cout),
             .A(A),
             .B(B),
             .Cin(Cin)
      );
      initial begin
             // Initialize Inputs
             A = 0;
             B = 0;
             Cin = 0;
             // Wait 100 nfor global reset to finish
             #100;
             #10 A=0;B=0;Cin=0;
             #10 A=0;B=0;Cin=1;
             #10 A=0;B=1;Cin=0;
             #10 A=0;B=1;Cin=1;
             #10 A=1;B=0;Cin=0;
             #10 A=1;B=0;Cin=1;
             #10 A=1;B=1;Cin=0;
             #10 A=1;B=1;Cin=1;
             // Add stimulus here
      end
endmodule
```

Simulations :

As you can see the truth table verifies

	Input	Out	put		
Α	В	Carry	Sum	Carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

									10,000 ps	
Name	Value		9,994 ps	9,995 ps	9,996 ps	9,997 ps	9,998 ps	9,999 ps	10,000 ps	10,001
l Sum	1									
⅙ Cout	0									
1	0									
1 6 B	0									
ll Cin	1									
		X1: 10,000	ps							

										20,000 ps		
	Name	Value	ستنلب	19,994 ps	19,995 ps	19,996 ps	19,997 ps	19,998 ps	19,999 ps	20,000 ps	20,0	
	Sum	1										
-	™ Cout	0										
١	16 A	0										
	16 B	1										
:	6 Cin	0										
-												
1												
ĺ												
			X1: 20,000	X1: 20,000 ps								
			X1: 20,000	ps							ĺ	

									30,000 ps	
Name	Value		29,994 ps	29,995 ps	29,996 ps	29,997 ps	29,998 ps	29,999 ps	30,000 ps	30,00
Sum Cout	0									
1	o									
lo B lo Cin	1									
		X1: 30,000	ps							
< >	· < >	<								2
									40,000 ps	
Name Sum	Value 0		39,994 ps	39,995 ps	39,996 ps	39,997 ps	39,998 ps	39,999 ps	40,000 ps	40,001
16 Cout	1									
6 A B	1									
lo Cin	0									
		X1: 40,000 p	-	l						
		λ1. 10,000 μ								
Name	Value		999,994 p	s 999,99	5 ps 99	99,996 ps	999,997 ps	999,998 ps	999,999 ps	
1‰ Sum 1‰ Cout	0									
1 ⊚ A	1									
ିଲି B ିଲି Cin	1 0									

X1: 1,000,000 ps

Default.wcfo

> <


			170,000 ps									
Name	Value	169,999 ps	170,000 ps	170,001 ps	170,002 ps	170,003 ps	170,004 ps	170,005 ps 17				
100	0											
l ← Cout	1											
1	1											
™ B	1											
lo Cin	0											
		X1: 170,000 ps	11: 170,000 ps									

Question:

Task 2:

Design and stimulate 32-bit adder using a one-bit full adder. Show complete working of your solution. (Hint: Design an 8-bit adder using one-bit full adder, then instantiate these 8-bit adders to design a 32-bit adder).

Code:



```
module Task2(
 output[31:01 S.
 output Cout,
 input [31:0]A,
 input [31:0]B,
 input Cin);
 eight bit full adder el(.S(S[7:0]), .Cout(w8),.A(A[7:0]),.B(B[7:0]),.Cin(Cin));
 eight_bit_full_adder e2(.S(S[15:8]), .Cout(w9),.A(A[15:8]),.B(B[15:8]),.Cin(w8));
 eight_bit_full_adder e3(.S(S[23:16]), .Cout(w10),.A(A[23:16]),.B(B[23:16]),.Cin(w9));
 eight_bit_full_adder e4(.S(S[31:24]), .Cout(wll),.A(A[31:24]),.B(B[31:24]),.Cin(wl0));
 or ol (Cout, w8, w9, w10, w11);
 endmodule
 module eight bit full adder(
 output[7:0] S,
 output Cout,
 input [7:0]A,
 input [7:0]B,
 input Cin);
 wire w1,w2,w3,w4,w5,w6,w7,w8;
 one bit full adder q1(.S(S[0]),.Cout(w1),.A(A[0]),.B(B[0]),.Cin(Cin));
 one_bit_full_adder q2(.S(S[1]),.Cout(w2),.A(A[1]),.B(B[1]),.Cin(w1));
 one_bit_full_adder q3(.S(S[2]),.Cout(w3),.A(A[2]),.B(B[2]),.Cin(w2));
 one_bit_full_adder q4(.S(S[3]),.Cout(w4),.A(A[3]),.B(B[3]),.Cin(w3));
 one_bit_full_adder q5(.S(S[4]),.Cout(w5),.A(A[4]),.B(B[4]),.Cin(w4));
 one_bit_full_adder q6(.S(S[5]),.Cout(w6),.A(A[5]),.B(B[5]),.Cin(w5));
 one_bit_full_adder q7(.S(S[6]),.Cout(w7),.A(A[6]),.B(B[6]),.Cin(w6));
 one_bit_full_adder q8(.S(S[7]),.Cout(Cout),.A(A[7]),.B(B[7]),.Cin(w7));
 endmodule
 module one bit full adder(output S,Cout,input A,B,Cin);
 wire w1, w2, w3;
 xor x1(w1, A, B);
 xor x2(S, w1, Cin);
 and al(w2,w1,Cin);
 and a2 (w3, A, B);
xor x2(S,w1,Cin);
and al(w2,w1,Cin);
and a2(w3, A, B);
or o1 (Cout, w2, w3);
endmodule
module half_adder(output S,Cout,input A,B);
xor x1(S, A, B);
and al (Cout, A, B);
endmodule
module Task2(
output[31:0] S,
output Cout,
input [31:0]A,
input [31:0]B,
input Cin);
eight_bit_full_adder e1(.S(S[7:0]), .Cout(w8),.A(A[7:0]),.B(B[7:0]),.Cin(Cin));
eight_bit_full_adder e2(.S(S[15:8]), .Cout(w9),.A(A[15:8]),.B(B[15:8]),.Cin(w8));
eight_bit_full_adder e3(.S(S[23:16]), .Cout(w10),.A(A[23:16]),.B(B[23:16]),.Cin(w9));
eight_bit_full_adder e4(.S(S[31:24]), .Cout(w11),.A(A[31:24]),.B(B[31:24]),.Cin(w10));
or o1 (Cout,w8,w9,w10,w11);
endmodule
```

```
module eight_bit_full_adder(
output[7:0] S,
output Cout,
input [7:0]A,
input [7:0]B,
input Cin);
wire w1,w2,w3,w4,w5,w6,w7,w8;
one_bit_full_adder q1(.S(S[0]),.Cout(w1),.A(A[0]),.B(B[0]),.Cin(Cin));
one_bit_full_adder q2(.S(S[1]),.Cout(w2),.A(A[1]),.B(B[1]),.Cin(w1));
one_bit_full_adder q3(.S(S[2]),.Cout(w3),.A(A[2]),.B(B[2]),.Cin(w2));
one_bit_full_adder q4(.S(S[3]),.Cout(w4),.A(A[3]),.B(B[3]),.Cin(w3));
one_bit_full_adder q5(.S(S[4]),.Cout(w5),.A(A[4]),.B(B[4]),.Cin(w4));
one_bit_full_adder q6(.S(S[5]),.Cout(w6),.A(A[5]),.B(B[5]),.Cin(w5));
one_bit_full_adder q7(.S(S[6]),.Cout(w7),.A(A[6]),.B(B[6]),.Cin(w6));
one_bit_full_adder q8(.S(S[7]),.Cout(Cout),.A(A[7]),.B(B[7]),.Cin(w7));
endmodule
module one_bit_full_adder(output S,Cout,input A,B,Cin);
wire w1,w2,w3;
xor x1(w1,A,B);
xor x2(S,w1,Cin);
and a1(w2,w1,Cin);
and a2(w3,A,B);
or o1(Cout, w2, w3);
endmodule
module half_adder(output S,Cout,input A,B);
xor x1(S,A,B);
and a1(Cout,A,B);
endmodule
```

TestBench:


```
odule Taskžtb;
 // Inputs
reg [31:0] A;
reg [31:0] B;
 reg Cing
 // Outputs
 wire [31:0] 5;
wire Cout;
 // Inoctantiate the U
 Task2 uut: {
    .S(S),
    .Cout (Cout.),
    .A(A),
    .B(B),
.Cin(Cin)
 initial begin
// Initialize Imputs
    A = 0;
B = 0;
    Cin - 0;
    // Weit 100 ms for global reset to finish
    emd
```


```
//21-cp-26
1
     module t2tb;
2
     // Inputs
        reg [31:0] A;
        reg [31:0] B;
        reg Cing
6
     // Outputs
       wire [31:0] Sum;
       wire [31:0] Cout;
        // Instantiate the Unit Under Text (UUT)
10
        t2 uut: {
11
         .A(A),
12
          .m(m),
13
          .Cin(Cin),
14
          . Sum (Sum),
16
          . Cout (Cout.)
       ):
17
     initial begin
18
     // Initialize Inputs
19
20
          A = 0;
          B = 0;
21
          Cin = 0;
22
23
     // Weit 100 ns for global reset to finish
24
     $10; A = 32*b11001100110011001100110011001100;
      B = 32 600110011001100110011001100110011;
25
       Cin = 1;
26
             A = 32°b11001100110011001100110011001100;
27
           B = 32°600110011001100110011001100110011;
28
        29
      31
      A = 32'b1111111111111111111111111111111111;
32
33
34
       A = 32°b11001100110011001100110011001100;
      B = 32*600110011001100110011001100110011;
36
         A = 32 b11001100110011001100110011001100;
37
           B = 32'600110011001100110011001100110011;
38
39
     #10
           A = 32'b11001100110011001100110011001100;
           B = 32*600110011001100110011001100110011;
42
        43
      44
      Cin-0;
47
     endrodu le
48
49
```


```
module t2tb;
// Inputs
     reg [31:0] A;
     reg [31:0] B;
     reg Cin;
// Outputs
     wire [31:0] Sum;
     wire [31:0] Cout;
     // Instantiate the Unit Under Test (UUT)
     t2 uut (
           .A(A),
           .B(B),
           .Cin(Cin),
           .Sum(Sum),
           .Cout(Cout)
     );
initial begin
// Initialize Inputs
           A = 0;
           B = 0;
           Cin = 0;
// Wait 100 ns for global reset to finish
#10; A = 32b11001100110011001100110011001100;
 B = 32'b00110011001100110011001100110011;
 Cin = 1;
#10
            A = 32b11001100110011001100110011001100;
   B = 32'b00110011001100110011001100110011;
 A = 32b11001100110011001100110011001100;
 B = 32'b00110011001100110011001100110011;
```

endmodule

Simulations:







Question:

Task 3:

Design and simulate a BCD to Seven Segment Converter Using 2-to-1 Multiplexers Only. You cannot use any other component or primitive gateShow complete working of your solution.

Code:

```
module Task3(
     input [3:0] x,
     output a
wire w0,w1,w2,w3,w4,w5,w6,w7,w8,w9;
     not n1(w0,x[2]);
     not n2(w1,x[0]);
     not n3(w9,x[1]);
     and al(w2,w0,w1);
     and a2(w3,x[2],x[0]);
     or ol(w4,w2,w3,x[1]);
     and a3(w5,x[2],x[1]);
     and a4(w7, w9, w0);
     or 02(w8, w5, w7, w1);
mux_2 m1(.a(w4),.b(w8),.s(x[3]),.f(a));
endmodule
module mux 2 (
     input a,
     input b,
    input s.
    output f
    );
wire w1, w2, w3, w4;
and al(w1,a,b);
and a2(w2,s,b);
not n1(w3,s);
and a3(w4, w3, a);
or ol(f,w1,w2,w4);
endmodule
module Task3(
  input [3:0] x,
  output a
  );
wire w0,w1,w2,w3,w4,w5,w6,w7,w8,w9;
        not n1(w0,x[2]);
        not n2(w1,x[0]);
        not n3(w9,x[1]);
        and a1(w2,w0,w1);
        and a2(w3,x[2],x[0]);
        or o1(w4,w2,w3,x[1]);
        and a3(w5,x[2],x[1]);
        and a4(w7,w9,w0);
        or O2(w8,w5,w7,w1);
```

```
mux_2 m1(.a(w4),.b(w8),.s(x[3]),.f(a));
endmodule

module mux_2(
   input a,
   input b,
   input s,
   output f
   );
wire w1,w2,w3,w4;
and a1(w1,a,b);
and a2(w2,s,b);
not n1(w3,s);
and a3(w4,w3,a);
or o1(f,w1,w2,w4);
endmodule
```

TestBench:

```
module Task3th;
      reg [3:0] x;
   // Outputs
   // Instantiate the Unit Under Test (UUT)
   Task3 uut: {
      .x(x),
      -n\{n\}
   initial begin
x = 0;
      #100;
      x = 1;
      #100;
      x = 2;
      #100;
      x = 3;
      #100;
      x = 4;
      #100;
      x = 5;
      $100;
      x = 6;
      $100;
      #100;
      x = 8;
      #100;
      x = 9;
      #100;
      x -1010;
      $100;
      x =1011;
      #100;
      x -1100;
      #100;
      x -1101 ;
      #100;
      x -1110;
      #100;
      x -1111;
```

module Task3tb;

```
);
```

initial begin

x = 0;

#100;

x = 1;

#100;

x = 2;

#100;

x = 3;

#100;

x = 4;

#100;

x = 5;

#100;

x = 6;

#100;

x = 7;

#100;

x = 8;

#100;

x = 9;

#100;

x = 1010;

#100;

x = 1011;

#100;

x = 1100;

#100;

x =1101; #100; x =1110; #100; x =1111;

end

endmodule

Simulations:





Name	Value	$ $ _	999,994 ps	999,995 ps	999,996 ps	999,997 ps	999,998 ps	999,999 ps
16 a	1							
x[3:0]	0010	-			1001			
		I _v	1: 1,000,000 ps					
< >		\ <u> </u>	1. 1,000,000 ps					

