
CXI




**2.** □□□□□□□


3.









#### CXLDDD







#### Direct attached

Add Capacity Add Bandwidth Slower-cheaper tier

#### Pooled Memory

Amortize CXL infra cost Flexible allocation

#### **Shared Memory**

Deduplication Host2host communication large datasets


#### Fabric Memory

Scaling to huge datasets

Features	CXL 1.0 / 1.1	CXL 2.0	CXL 3.0	CXL 3.1
Release date	2019	2020	August 2022	November 2023
Max link rate	32GTs	32GTs	64GTs	64GTs
Flit 68 byte (up to 32 GTs)	✓	✓	✓	✓
Flit 256 byte (up to 64 GTs)			✓	✓
Type 1, Type 2 and Type 3 Devices	✓	✓	✓	✓
Memory Pooling w/ MLDs		✓	✓	✓
Global Persistent Flush		✓	✓	✓
CXL IDE		✓	✓	✓
Switching (Single-level)		✓	✓	✓
Switching (Multi-level)			✓	✓
Direct memory access for peer-to-peer			✓	✓
Enhanced coherency (256 byte flit)			✓	✓
Memory sharing (256 byte flit)			✓	✓
Multiple Type 1/Type 2 devices per root port			✓	✓
Fabric capabilities (256 byte flit)			✓	✓
Fabric Manager API definition for PBR Switch				✓
Host-to-Host communication with Global Integrated Memory (GIM) concept				✓
Trusted-Execution-Environment (TEE) Security Protocol				✓
Memory expander enhancements (up to 32-bit of meta data, RAS capability enhancements)				✓


#### CXL1.1000

- 🗆 🗆 🗆 🗆 🗆 (persistence, latency, BW, endurance, etc)




#### CXL2.0 switch


### CXL2.0 □ □ single switch



#### CXL2.0





#### CXL2.0 ППППП





#### 


- Virtual hierarchies are associations of devices that maintains a coherency domain
- P2P to HDM-DB memory is I/O
  Coherent: a new Unordered I/O (UIO)
  Flow in CXL.io the Type-2/3 device
  that hosts the memory will generate a
  new Back-Invalidation flow (CXL.Mem)
  to the host to ensure coherency if there
  is a coherency conflic
















2024/9/12

#### CXL3.1□□

# **CXL Fabic Improvements/Extensions**

Scale out of CXL fabrics using PBR(Port Based Routing)

# Trusted-Execution-Environment Security Protocol(TSP)

 Allows for Virtualization-based, Trusted-Execution-Environments (TEEs) to host Confidential Computing workloads

## **Memory Expander Improvements**


• Up to 32-bit of meta-data and RAS capability enhancements


CXL.io


**CXL.cache** 


CXL.memory

#### СХЬППП









# 汇报完毕, 恳请指正

宋敬炎