

CXL□□□□□□

CXL□□□□□□

□□**CXL**□□□□□□

□□**CXL**□□□□

□□**CXL**□□□□□

□□**CXL**□□□

□□**CXL**□□□

□□**CXL**□□□□

CXL□□□□

Compute Express Link (CXL)

CXL PCIe PCIe

CXL 2019 Inter 2019 3 Meta Microsoft HPE CXL

CXL□□□□□□

1. □□□□□□□□□□□□□□

2. □□□□□□□□

3. □□□□□□□□□□□□

4. □□□□□□□□□□□□□□□□□□□□

--	--	--	--	--	--	--

[illegible]

DDR

CXL□□□□□□**CXL**□□**PCIe**□□□□□□□□□□□□□□□□□□□□**CXL.memory**□□□□□□□□□□□□□□□□

[illegible]

CXL□□□□

CXL□□□□□

CXL1.1□□□□

- CXL □□□□□□□□□□□□□□
- □□□□□□□□□□□□□□: □□□□□□□□
DDR3/4/5, LPDDR3/4/5, □□□□□□□□
- □□□□□□□□(persistence, latency, BW, endurance, etc)

CXL2.0 switch

CXL2.0 □□single switch

CXL2.0□□□□

CXL2.0 □□□□□

CXL3.0□□

CXL□□p2p□□□□□□

- Virtual hierarchies are associations of devices that maintains a coherency domain
- P2P to HDM-DB memory is I/O
Coherent: a new Unordered I/O (UIO) Flow in CXL.io – the Type-2/3 device that hosts the memory will generate a new Back-Invalidation flow (CXL.Mem) to the host to ensure coherency if there is a coherency conflict

CXL3.0

16 CXL.cache

CXL

CXL3.0□□

□□□□□□□□□□

□□□□□□□□□□□□□□□□□□□□□□□□
□□□

CXL 3.0 □□□□□□□□□□□□□□□□□□
□□□□□□□□□□□□□□□□□□□□□□□□
□□□□

CXL3.0□□

□□□**CXL Fabric**□□□□□□□□□□□□□□
□□□□□□□□□□□□**CXL Fabric**□□□□□□
□□□□□□□□□□□□□□□□□□□□□□□□
□□



CXL3.1□□

CXL Fabric Improvements/Extensions

- Scale out of CXL fabrics using PBR(Port Based Routing)

Trusted-Execution-Environment Security Protocol(TSP)

- Allows for Virtualization-based, Trusted-Execution-Environments (TEEs) to host Confidential Computing workloads

Memory Expander Improvements

- Up to 32-bit of meta-data and RAS capability enhancements

CXL

CXL□□□□□□□□□□**CXL.io**□**CXL.cache**□**CXL.memory**□□□□PCle□□□□□□□□□□

[illegible]

CXL.cache□□□□□□□□□□FPGA□□□□□□□□□□□□□□□□□□□□□□□□

CXL.memory Host-Managed Device Memory, HDM

CXL□□□

CXL□□

CXL□□□□

CXL □□□□□ CPU □□□□□ CXL 1.1 □ CXL 2.0 □□□□□□□□□□ CXL 3.0 □□□□□□□□□□

□□□□□□ Sapphire Rapids□SPR□CPU□Agilex7 FPGA □□□□ CXL□□□□□□□□□□AMD□Genoa□
Bergamo CPU □□□ CXL□□□□□□□□SmartNIC□□□ARM□□□□V2□N2□E2□□CPU□□□CXL 2.0□

CXL1.1 ontage SK Hynix Microchip Micron Astera Labs CXL Type3 CXL1.1

CXL□□□□□

Diagram illustrating a memory layout with a total width of 1024 bits. The layout is divided into three sections: a 16-bit section labeled 'CXL', a 16-bit section labeled 'DRAM', and a remaining 992-bit section.

☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ CXL ☐ QoS ☐ ☐ ☐ ☐

CXL UCle

