CXL

CXL

2. □□□□□□□□

CXL | CXL |

 $\mathsf{CXL} \square \square \square$

- 🗆 🗆 🗆 🗆 🗆 (persistence, latency, BW, endurance, etc)

CXL2.0 switch

CXL2.0 □□single switch

CXL2.0

CXL2.0 □□□□□

- Virtual hierarchies are associations of devices that maintains a coherency domain
- P2P to HDM-DB memory is I/O
 Coherent: a new Unordered I/O (UIO)
 Flow in CXL.io the Type-2/3 device
 that hosts the memory will generate a
 new Back-Invalidation flow (CXL.Mem)
 to the host to ensure coherency if there
 is a coherency conflic

CXL3.0□□

CXL3.0□□

CXL 3.0

CXL3.0□□

CXL3.1□□

CXL Fabic Improvements/Extensions

Scale out of CXL fabrics using PBR(Port Based Routing)

Trusted-Execution-Environment Security Protocol(TSP)

 Allows for Virtualization-based, Trusted-Execution-Environments (TEEs) to host Confidential Computing workloads

Memory Expander Improvements

• Up to 32-bit of meta-data and RAS capability enhancements

CXL.io
CXL.io
CXL.io
CXL.io
CXL.io
CXL.io
CXL.cache
CXL.io
CXL.cache
CXL.memory
CXL.memory
CXL.memory
CXL.memory
CXL.memory
CXL.memory
CXL.memory
CXL.memory

 $\mathsf{CXL}\square\square\square$

 $\mathsf{CXL} \square \square$