CXL□□□□□□

CXL□□□□□

□□CXL□□□□□□

□□CXL□□□□

□□CXL□□□□

□□CXL□□□

□□CXL□□□

□□CXL□□□□

2024/9/12

CXL□□□□

Compute Express Link (CXL) □□ CXL□□□□□□□□□□□□□□□PCIe□□□□□□PCIe□□□□□□□□□□□PCIe□□□□□□□

CXL□2019□□Inter□□□□□2019□3□□□□□□□□□□□□□□□□□□□Meta□Microsoft□HPE□□□CXL□□□

CXL□□□□□□

1. □□□□□□□□□□□□□

2. □□□□□□□

3. □□□□□□□□□□□

4. □□□□□□□□□□□□□□□□□□□□

2024/9/12

[illegible]

[illegible]DDR[illegible]CPU[illegible]CPU[illegible]PCIe[illegible]
[illegible]non-coherent[illegible]PCIe[illegible]
[illegible]

[illegible]

[illegible]DDR[illegible]DDR[illegible]

CXL[illegible]CXL[illegible]PCIe[illegible]CXL.memory[illegible]CXL[illegible]

[illegible]

[illegible]tight coupling[illegible]

CXL[illegible]CXL[illegible]Resource Pooling[illegible]

[illegible]

[illegible]

CXL[illegible]CXL[illegible]CXL[illegible]

CXL□□□□

CXL□□□□□

2024/9/12

CXL1.1□□□□

- CXL □□□□□□□□□□□□□□□□
- □□□□□□□□□□□□□□: □□□□□□□□
  DDR3/4/5, LPDDR3/4/5, □□□□□□□
- □□□□□□□□(persistence, latency, BW, endurance, etc)

CXL2.0 switch
CXL2.0 □□single switch

2024/9/12

CXL2.0□□□□

2024/9/12

CXL2.0 □□□□□

CXL3.0□□
CXL□□p2p□□□□□□□

- Virtual hierarchies are associations of devices that maintains a coherency domain
- P2P to HDM-DB memory is I/O Coherent: a new Unordered I/O (UIO) Flow in CXL.io – the Type-2/3 device that hosts the memory will generate a new Back-Invalidation flow (CXL.Mem) to the host to ensure coherency if there is a coherency conflic

CXL3.0□□

□□□□□□□□□□□□□□□□□□□□**16**□**CXL.cache**
□□□

□□□□□□□□□□□□**CXL**□□□□□□□□□□□□□
□□□□□□□□□□□□□□

2024/9/12

CXL3.0[illegible]

[illegible]

[illegible]

CXL 3.0 [illegible]

2024/9/12

CXL3.0□□

□□□**CXL Fabric**□□□□□□□□□□□□□□□□
□□□□□□□□□□□□□□**CXL Fabric**□□□□□□
□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□
□□

2024/9/12

CXL3.1□□

CXL Fabic Improvements/Extensions

- Scale out of CXL fabrics using PBR(Port Based Routing)

Trusted-Execution-Enviroment Security Protocol(TSP)

- Allows for Virtualization-based, Trusted-Execution-Environments (TEEs) to host Confidential Computing workloads

Memory Expander Improvements

- Up to 32-bit of meta-data and RAS capabiility enhancements

CXL□□□

CXL□□□□□□□□□□□**CXL.io**□**CXL.cache**□**CXL.memory**□□□□PCIe□□□□□□□□□

CXL.io□□□□PCIe□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□DMA□□

CXL.cache□□□□□□□□□□□□FPGA□□□□□□□□□□□□□□□□□□□□□□□□

CXL.memory□□□□□□□□□□□□□□□□□□□□□Host-Managed Device Memory, HDM□□□□□□□□
□□□□□□□□□□□□□□□□□

CXL□□□

CXL□□

2024/9/12

CXL□□□□
CXL □□□□□□ CPU □□□□□□CXL 1.1 □ CXL 2.0 □□□□□□□□□□□□CXL 3.0 □□□□□□□□□□□□

□□□□□□ Sapphire Rapids□SPR□CPU□Agilex7 FPGA □□□□ CXL□□□□□□□□□□AMD□Genoa□ Bergamo CPU □□□ CXL□□□□□□□SmartNIC□□□ARM□□□□V2□N2□E2□□CPU□□□CXL 2.0□

□□□□□CXL1.1□□□□□□□□□□□□□□□□□□□□□□ontage□SK Hynix□Microchip□Micron□Astera Labs□□□□ CXL Type3□□□□□□□□□□□□□□□CXL1.1□□□□□□□□□□□

2024/9/12

CXL[illegible]

[illegible]CXL[illegible]DRAM[illegible]

[illegible]CXL[illegible]QoS[illegible]

[illegible]CXL[illegible]UCIe[illegible]