CXL□□□□□

□□CXL□□□□□□

□□CXL□□□□

□□CXL□□□□

□□CXL□□□

□□CXL□□□

□□CXL□□□□

2024/9/12

CXL简要介绍

Compute Express Link (CXL) 是一种较新的高速互联标准，旨在实现处理器和设备（加速器、内存缓冲区、敏捷互联网卡和固态存储等）之间的高速通信。 CXL提供一致性和内存语义，带宽基于PCIe，带宽可以与PCIe的带宽一致，同时实现比PCIe低的多的延迟。

CXL于2019年由Inter提出，并于2019年3月与阿里巴巴、思科、戴尔、谷歌、华为、Meta、Microsoft和HPE成立了CXL联盟。

2024/9/12

CXL要解决的挑战

1. 对系统和设备内存的一致访问
2. 内存的可扩展性
3. 浪费资源和计算效率低下
4. 分布式系统中细粒度数据共享的延迟问题

[illegible]

[illegible]DDR[illegible]CPU[illegible]CPU[illegible]PCIe[illegible]non-coherent[illegible]PCIe[illegible]



[illegible]

[illegible]DDR[illegible]
[illegible]DDR[illegible]

CXL[illegible]CXL[illegible]PCIe[illegible]CXL.memory[illegible]
[illegible]CXL[illegible]

2024/9/12

[illegible]

[illegible]tight coupling[illegible]

CXL[illegible]CXL[illegible]Resource Pooling[illegible]

[illegible]

[illegible]

CXL[illegible]CXL[illegible]CXL[illegible]

CXL□□□□



Direct attached

Add Capacity
Add Bandwidth
Slower-cheaper tier



Pooled Memory

Amortize CXL infra cost
Flexible allocation



Shared Memory

Deduplication
Host2host communication
large datasets



Fabric Memory

Scaling to huge datasets

2024/9/12

CXL□□□□□

Features	CXL 1.0 / 1.1	CXL 2.0	CXL 3.0	CXL 3.1
Release date	2019	2020	August 2022	November 2023
Max link rate	32GTs	32GTs	64GTs	64GTs
Flit 68 byte (up to 32 GTs)	✓	✓	✓	✓
Flit 256 byte (up to 64 GTs)			✓	✓
Type 1, Type 2 and Type 3 Devices	✓	✓	✓	✓
Memory Pooling w/ MLDs		✓	✓	✓
Global Persistent Flush		✓	✓	✓
CXL IDE		✓	✓	✓
Switching (Single-level)		✓	✓	✓
Switching (Multi-level)			✓	✓
Direct memory access for peer-to-peer			✓	✓
Enhanced coherency (256 byte flit)			✓	✓
Memory sharing (256 byte flit)			✓	✓
Multiple Type 1/Type 2 devices per root port			✓	✓
Fabric capabilities (256 byte flit)			✓	✓
Fabric Manager API definition for PBR Switch				✓
Host-to-Host communication with Global Integrated Memory (GIM) concept				✓
Trusted-Execution-Environment (TEE) Security Protocol				✓
Memory expander enhancements (up to 32-bit of meta data, RAS capability enhancements)				✓

2024/9/12

CXL1.1内存拓展

- CXL 给各种内存设备提供标准串行接口
- 远端内存与本地内存异步迭代：远端内存可以是 DDR3/4/5, LPDDR3/4/5, 非易失内存等。
- 融合不同内存特点(persistence, latency, BW, endurance, etc)



2024/9/12

CXL2.0 switch

CXL2.0 □□single switch



2024/9/12

CXL2.0□□□□



2024/9/12

CXL2.0 □□□□□



2024/9/12

CXL3.0□□

CXL□□p2p□□□□□□□

- Virtual hierarchies are associations of devices that maintains a coherency domain
- P2P to HDM-DB memory is I/O Coherent: a new Unordered I/O (UIO) Flow in CXL.io – the Type-2/3 device that hosts the memory will generate a new Back-Invalidation flow (CXL.Mem) to the host to ensure coherency if there is a coherency conflic



CXL3.0特性

每个主机都可以连接多种设备（最多**16**个**CXL.cache**设备）

支持多级交换，允许多个**CXL**设备通过交换机连接，增强系统的可扩展性和灵活性。



2024/9/12

CXL3.0特性

设备内存可以被主机共享

主机可以在主机缓存中拥有共享区域或共享区域部分的一致性副本

CXL 3.0 定义了在副本之间强制执行硬件缓存一致性的机制，确保在多主机或多设备访问共享资源时，缓存数据保持一致。



2024/9/12

CXL3.0特性

引入了**CXL Fabric**架构，支持构建更大规模的系统互连，允许更多设备和主机通过**CXL Fabric**进行互联。这有助于实现更复杂的拓扑结构，并显著提高系统的可扩展性。



CXL Fabic Improvements/Extensions

- Scale out of CXL fabrics using PBR(Port Based Routing)

Trusted-Execution-Enviroment Security Protocol(TSP)

- Allows for Virtualization-based, Trusted-Execution-Environments (TEEs) to host Confidential Computing workloads

Memory Expander Improvements

- Up to 32-bit of meta-data and RAS capabiility enhancements

CXL子协议

CXL由三个协议组成，分别是**CXL.io**、**CXL.cache**和**CXL.memory**，它们在PCIe物理层上多路复用。

CXL.io协议基于PCIe。它用于设备发现、状态报告、虚拟到物理地址的转换以及直接内存访问（DMA）。

CXL.cache协议允许设备（如加速器、FPGA等）缓存主机内存，并与主机共享一致性缓存的语义。

CXL.memory协议使设备能够直接访问主机管理的设备内存（Host-Managed Device Memory, HDM），并允许处理器将设备内存映射为系统内存的一部分。


HOST PROCESSOR
Internal IO Devices
CPU Core
CPU Core
IOMMU
PCIe/ CXL.io Logic
Wr $
Home Agent
Coherence and Memory Logic
Memory Controller
CXL.io
CXL.cache
CXL.memory
PCIe PHY
Optional Device Memory
Host Memory
Uniform view of memory
Accelerator Logic
Memory Controller
Caching Agent
DTLB
CXL.memory Memory Flows
CXL.cache Memory Flows Coherent Requests
CXL.io/ PCIe Configuration Initialization Interrupts DMA, IOV
PCIe PHY
CXL Link

Type 1: Accelerator w/o Memory

Usages:
- PGAS NIC
- NIC atomics

Protocols:
- CXL.io
- CXL.cache



Type 2: Accelerator w/ Memory

Usages:
- GPU
- FPGA
- Dense
- Computation

Protocols:
- CXL.io
- CXL.cache
- CXL.memory



Type 3: Memory Buffer

Usages:
- Memory BW expansion
- Memory capacity expansion
- Two-level memory

Protocols:
- CXL.io
- CXL.mem



CXL应用实例

CXL 生态系统需要 CPU 和设备支持。CXL 1.1 和 CXL 2.0 已部署在一些商业产品中，CXL 3.0 产品预计将在几年内问世。

英特尔支持在 Sapphire Rapids（SPR）CPU和Agilex7 FPGA 上开始的 CXL，支持所有三种协议。AMD在Genoa和Bergamo CPU 中支持 CXL，并已宣布支持SmartNIC设备，ARM已宣布在V2、N2和E2系列CPU中支持CXL 2.0。

三星构建了CXL1.1内存扩展设备，并公开分享了其基准测试结果。ontage、SK Hynix、Microchip、Micron和Astera Labs宣布推出 CXL Type3存储设备。美光已经设计了一种CXL1.1近内存计算设备的原型。

CXL的未来方向

在计算机体系结构中，CXL允许独立开发内存控制器功能，如自适应DRAM刷新和低成本可靠性改进，推动更快的定制迭代。研究可能涉及内存延迟、缓存管理和预取策略的优化。

在计算机系统中，CXL内存池化将改变本地和分布式内存管理，需应对内存压力、网络拥塞和QoS的挑战。

在计算机工程中，研究重点是降低CXL内存和加速器的延迟，同时改进错误管理，并通过UCIe支持跨机架的可组合系统，提升性能和降低成本。

汇报完毕，恳请指正

宋敬炎