## **Marek Funtowicz**

Embedded (C/C++) Software / FPGA Engineer (VHDL)

#### **Personal Details**

**Phone:** +48 724 235 978 2014 – 2017 The University of Sheffield **Electronics and Communication Engineering** 

Education

**E-mail:** ice.marek@yahoo.com **Master of Engineering** 

github.com/IceDefcon 2012 - 2014 Central College Nottingham Git:

Electrical and Electronic Engineering

icedefcon.github.io **Higher National Diploma** 

### Skill

Personal Research and Development

**FPGA:** Intel, Xilinx CPU & FPGA Embedded AI Computer Platform (C, C++, VHDL)

 $\star$  x86  $\rightarrow$  Powered by Ubuntu

LNX → ARM Cortex-A8 powered by Debian

**♦** FPGA → Intel Cyclone IV FPGA for parallel computation

**System specification:** 

x86 → Graphical User Interface for the overall master control

\* x86 → Network Client (Python GUI)

> \* LNX → Network Server (C++ Application)

\* LNX → Char device for IO between Kernel and User space

LNX → Block RAM device for chip configuration in FPGA \*

LNX → SPI driver for bidirectional FPGA communication over DMA \*

\* LNX → Bidirectional GPIO signaling for FPGA/Kernel ISR processing

LNX → Work queues and kthread design techniques \*

**\*** FPGA → Watchdog interface for Kernel synchronization

FPGA → SPI interface for data serialization and parallelization \*

\* FPGA → Parameterized I2C controller driven from LNX Kernel

\* FPGA → Parameterized FIFO controller driven from LNX Kernel

FPGA → Offload controller and packet switch for FIFO data flow \*

FPGA → PWM controller for the motor throttle control \*

\* FPGA → UART controller for the logs acquisition

\* FPGA → PID for feedback controller :: **Pending R&D** 

FPGA → I2C and SPI buses for sensors connected to the chip \*

FPGA → I2C and SPI Gyro/Accel devices for measurements \*

\* FPGA → SDRAM Data capture controller for measurements

FPGA → SDRAM Measurement storage controller :: **Development** 

#### Upgrade to Jetson Nano with Cortex-A57 and GPU @ 128-Cuda cores

Boot system using Tegra Kernel from Nvidia

\* Port kernel module from BBB to be compatible with Tegra kernel

Develop new version of GUI (C++) using Qt libraries :: **Development** 

Develop AI algorithm to process measurements from FPGA :: Pending

#### Upgrade to Xilinx Zyng UltraScale+TM MPSoC

- ❖ Boot petalinux system using HW description to link with FPGA logic
- ❖ Port kernel module from BBB into Xilinx system :: Pending
- ❖ Convert the link between CPU and FPGA from SPI to DMA :: Pending

## Web:

CPU: x86, ARM, PowerPC

RTL: VHDL,

Code: ASM, C, C++, Python,

FreeRTOS, VxWorks, OS:

Linux, Autosar

**Debug:** J-Link (Ozone)

Com: USB, UART, SPI, I2C,

JTAG, GPIO, TCP, CAN

Circuit: Mentor graphics, Altium,

Multisim,

Oscilloscope, Multimeters Test:

Logic Analyzer

Matrix: Matlab, Octave

Web: HTML, PHP, CSS,

Java script

DB: MySQL

CD/CI: GIT, Bitbucket, Gerrit,

**Jenkins** 

Mgmt: JIRA, JAZZ

#### **Software Engineer**

# Prototyping of the new generation wireless charging systems in the automotive industry (ASM, C)

- ❖ Read and analyze prototype PCB schematics for debugging purposes
- Customer defect analysis, computation and testing solutions
- Develop interrupt monitor to monitor latency of ISR
- Investigate communication problems between the charger and the receiver using ASK and FSK protocols
- ❖ Adaptation of existing versions of the protocol into newer stack
- Process various number of ADC measurements: voltage, current and temperatures signals
- Diagnostics system control with respect to collected measurements
- Integration with the Autosar OS (Davinci code generator)
- ❖ Integration with RTD from NXP (Tresos)
- ❖ Integration with Qi-Library from NXP
- Code reviews

#### Tronel

## October 2019 $\rightarrow$ June 2023

#### **Software Engineer**

# Complex CPU & FPGA system to emulate the behavior of cellular network (C, C++, VHDL)

- ❖ x86 HTML interface to control load binaries required for specific configuration of cellular network
- ❖ x86 Test Application to configure parameters of LTE or 5G cells
- ❖ Store and process cell parameters from Test Application by the PowerPC processor boards using instances of C++ classes
- Configure LTE or 5G cells in FPGA using cell parameters stored by the C++ classes
- ❖ Communication of PowerPC processor boards with FPGA over SRIO
- JIRA to process internal and customer issues
- ❖ Issues was varying from invalid cell configurations in Test Application with respect to LTE and 5G specifications
- Up to the low level PHY problems like: Thread crashes, PowerPC disassembly and investigation of instruction code to find the bug

## Turbo Power Systems

## August 2019 → October 2019

#### **Embedded Systems Engineer**

# Design Firmware and RTL for Power Electronic Device using AURIX 32-bit Tri-Core Microcontroller and ARTIX 7 Xilinx FPGA (Soft Power Bridge)

- ❖ Integration of the LWIP stack drivers with the current CPU stack
- ❖ Investigation of ASCLIN UART drivers for loging and communication
- ❖ Research Microblaze firmware in ARTIX 7 FPGA
- Investigate and analyze circuit schematics and PCB layout

#### Junior Hardware Engineer

# Design computer hardware for capturing, processing and streaming live video using Intel Altera FPGA technology and firmware control

- ❖ Design FPGA hardware modules in VHDL
- Design QSYS networks for Nios II processing
- On-chip memory management for Nios II processing
- ❖ Test RTL modules with Modelsim
- ❖ Test and debug RTL modules with signal tap and live PCB
- ❖ Nios II firmware for communication with FPGA over Avalon bus
- ❖ Debug Nios II firmware on live targets
- ❖ Integrate BSP and Intel HAL drivers
- Investigate booting codes for embedded Intel Nios II processor
- ❖ FPGA Pin and Chip planning → IO Banks, Voltages, Transceivers
- Investigate and analyze circuit schematics and PCB layout
- ❖ Integrate FPGA hardware code and CPU firmware with the circuit schematic and PCB Layout

# Prototyping embedded graphical processing system using Xilinx FPGA technology and Linux firmware control

- ❖ Develop booting sequence for Zynq Ultrascale MPSoC in QSPI → hand over FPGA control to Linux kernel via U-Boot
- ❖ Research and modify U-boot source → Configure MAC addressing
- ❖ Research XEN Hypervisor → Register XEN watchdog
- ◆ Develop UART communication for Zynq Ultrascale MPSoC → register UARTLITE driver in Linux to communicate with external chip for TMDS processing and HDCP control
- **❖** Research kernel → Version control
- **♦** Research device tree → Petalinux overlay
- ❖ Research root file system → Network configuration
- **♦** Customize Petalinux → Kernel, Root file system and device tree
- ◆ Debug kernel in OS awareness mode → Eclipse environment