

Instruction Cache

Warp Scheduler

Warp Scheduler

Dispatch Unit

Dispatch Unit

Register File (32,768 x 32-bit)

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

Core

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

LD/ST

SFU

SFU

SFU

SFU

Interconnect Network

64 KB Shared Memory / L1 Cache

Uniform Cache