Permalink
Switch branches/tags
Commits on Dec 13, 2016
  1. arm64: dts: enable the MUSB controller of Pine64 in host-only mode

    Icenowy committed Oct 24, 2016
    A64 has a MUSB controller wired to the USB PHY 0, which is connected
    to the upper USB port of Pine64.
    
    Enable the controller in host-only mode, in order to make the USB port
    usable.
    
    Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
  2. arm64: dts: add MUSB node to Allwinner A64 dtsi

    Icenowy committed Oct 24, 2016
    Allwinner A64 SoC has a MUSB controller like the one in A33, so add
    a node for it, just use the compatible of A33 MUSB.
    
    Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
  3. arm64: dts: sunxi: enable EHCI1, OHCI1 and USB PHY nodes in Pine64

    Icenowy committed Oct 23, 2016
    Pine64 have two USB Type-A ports, which are wired to the two ports of
    A64 USB PHY, and the lower port is the EHCI/OHCI1 port.
    
    Enable the necessary nodes to enable the lower USB port to work.
    
    Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
  4. arm64: dts: add USB1-related nodes of Allwinner A64

    Icenowy committed Oct 23, 2016
    Allwinner A64 have two HCI USB controllers, a OTG controller and a USB
    PHY device which have two ports. One of the port is wired to both a HCI
    USB controller and the OTG controller, which is currently not supported.
    The another one is only wired to a HCI controller, and the device node of
    OHCI/EHCI controller of the port can be added now.
    
    Also the A64 USB PHY device node is also added for the HCI controllers to
    work.
    
    Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
  5. ARM64: dts: sunxi: fix pinctrl nodes

    Icenowy committed Oct 23, 2016
    Although the allwinner,drive and allwinner,pull properties are said to be
    optional, they're really required at least now.
    
    Add them back to let the A64 device trees really work.
    
    Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
  6. drivers: mmc: sunxi: fix A64 calibration routine

    Andre-ARM authored and Icenowy committed Oct 5, 2016
    The calibration facility in the A64 MMC block seems to have been
    misunderstood: the result value is not the value to program into the
    delay bits, but is the number of delay cells that result in a full clock
    cycle delay. So this value has to be scaled by the desired phase, which
    we still have to know and program.
    Change the calibration routine to take a phase parameter and scale the
    calibration value accordingly.
    Also introduce sun50i-a64 delay parameters to store the required phase.
    Looking at the BSP kernel the sample delay for anything below HS200 is
    0, so we go with that value.
    Once the driver supports HS200 and faster modes, we can enter confirmed
    working values in there.
    
    This fixes the MMC driver for the Pine64. SD card works, but eMMC (on
    another A64 board) does not.
    
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
  7. arm64: dts: sun50i: add missing drive and pull properties

    Andre-ARM authored and Icenowy committed Oct 24, 2016
    There is a new about-to-be-merged pinctrl binding for Allwinner SoCs,
    which no longer requires to specify the Allwinner specific properties
    for drive strength and pull-up/pull-down behaviour.
    However for the time being the sunxi pinctrl driver still relies on
    those properties to be present, even if they just state the default
    setting.
    Add (back) the properties for now to make the kernel boot with the UART.
    
    Ideally the new pinctrl bindings support gets merged before this series,
    then we can revert/remove this patch and also rename the pin and
    function properties to the generic binding.
    
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
  8. arm64: dts: add BananaPi-M64 support

    Andre-ARM authored and Icenowy committed Oct 21, 2016
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
  9. arm64: dts: Pine64: add MMC support

    Andre-ARM authored and Icenowy committed Oct 8, 2016
  10. arm64: dts: sun50i: add MMC nodes

    Andre-ARM authored and Icenowy committed Oct 6, 2016
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
  11. arm64: dts: sun50i: add Ethernet nodes

    Andre-ARM authored and Icenowy committed Oct 4, 2016
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
  12. ethernet: sun8i-emac: add optional phy regulator

    montjoie authored and Icenowy committed Jul 1, 2016
    Some PHY could have a regulator, this patch add support for thoses.
    
    Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
  13. ethernet: sun8i-emac: add pm_runtime support

    montjoie authored and Icenowy committed Sep 7, 2016
    This patch add pm_runtime support to sun8i-emac.
    For the moment, only basic support is added, (the device is marked as
    used when net/open)
    
    Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
  14. ARM: sun8i: dt: Add DT bindings documentation for Allwinner sun8i-emac

    montjoie authored and Icenowy committed Mar 1, 2016
    This patch adds documentation for Device-Tree bindings for the
    Allwinner sun8i-emac driver.
    
    Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
  15. MAINTAINERS: Add myself as maintainer of sun8i-emac

    montjoie authored and Icenowy committed Mar 31, 2016
    This patch add myself as maintainer of the sun8i-emac driver.
    
    Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
  16. ethernet: add sun8i-emac driver

    montjoie authored and Icenowy committed Jan 14, 2016
    This patch add support for sun8i-emac ethernet MAC hardware.
    It could be found in Allwinner H3/A83T/A64 SoCs.
    
    It supports 10/100/1000 Mbit/s speed with half/full duplex.
    It can use an internal PHY (MII 10/100) or an external PHY
    via RGMII/RMII.
    
    Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com>
  17. arm64: dts: add Pine64 support

    Andre-ARM authored and Icenowy committed Oct 20, 2016
    The Pine64 is a cost-efficient development board based on the
    Allwinner A64 SoC.
    There are three models: the basic version with Fast Ethernet and
    512 MB of DRAM (Pine64) and two Pine64+ versions, which both
    feature Gigabit Ethernet and additional connectors for touchscreens
    and a camera. Or as my son put it: "Those are smaller and these are
    missing." ;-)
    The two Pine64+ models just differ in the amount of DRAM
    (1GB vs. 2GB). Since U-Boot will figure out the right size for us and
    patches the DT accordingly we just need to provide one DT for the
    Pine64+.
    
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
    [Maxime: Removed the common DTSI and include directly the pine64 DTS]
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  18. Documentation: devicetree: add vendor prefix for Pine64

    Andre-ARM authored and Icenowy committed Oct 20, 2016
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
    Acked-by: Rob Herring <robh@kernel.org>
    Acked-by: Chen-Yu Tsai <wens@csie.org>
    [Maxime: Change title prefix to match the usual style]
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  19. arm64: dts: add Allwinner A64 SoC .dtsi

    Andre-ARM authored and Icenowy committed Oct 20, 2016
    The Allwinner A64 SoC is a low-cost chip with 4 ARM Cortex-A53 cores
    and the typical tablet / TV box peripherals.
    The SoC is based on the (32-bit) Allwinner H3 chip, sharing most of
    the peripherals and the memory map.
    Although the cores are proper 64-bit ones, the whole SoC is actually
    limited to 4GB (including all the supported DRAM), so we use 32-bit
    address and size cells. This has the nice feature of us being able to
    reuse the DT for 32-bit kernels as well.
    This .dtsi lists the hardware that we support so far.
    
    Signed-off-by: Andre Przywara <andre.przywara@arm.com>
    Acked-by: Rob Herring <robh@kernel.org>
    Acked-by: Chen-Yu Tsai <wens@csie.org>
    [Maxime: Convert to CCU binding, drop the MMC support for now]
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  20. clk: sunxi-ng: Add A64 clocks

    mripard authored and Icenowy committed Oct 20, 2016
    Add the A64 CCU clocks set.
    
    Acked-by: Rob Herring <robh@kernel.org>
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  21. clk: sunxi-ng: Implement minimum for multipliers

    mripard authored and Icenowy committed Nov 10, 2016
    Allow the CCU drivers to specify a multiplier for their clocks.
    
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  22. fix typos in sunxi-ng clocks code

    Andre-ARM authored and Icenowy committed Oct 21, 2016
  23. clk: sunxi-ng: Add minimums for all the relevant structures and clocks

    mripard authored and Icenowy committed Nov 10, 2016
    Modify the current clocks we have to be able to specify the minimum for
    each clocks we support, just like we support the max.
    
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  24. clk: sunxi-ng: Finish to convert to structures for arguments

    mripard authored and Icenowy committed Nov 10, 2016
    Some clocks still use an explicit list of arguments, which make it a bit
    more tedious to add new parameters.
    
    Convert those over to a structure pointer argument to add as many
    arguments as possible without having to many noise in our patches, or a
    very long list of arguments.
    
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  25. clk: sunxi-ng: Remove the use of rational computations

    mripard authored and Icenowy committed Nov 10, 2016
    While the rational library works great, it doesn't really allow us to add
    more constraints, like the minimum.
    
    Remove that in order to be able to deal with the constraints we'll need.
    
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
  26. clk: sunxi-ng: Rename the internal structures

    mripard authored and Icenowy committed Nov 10, 2016
    Rename the structures meant to be embedded in other structures to make it
    consistent with the mux structure name
    
    Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Commits on Dec 11, 2016
  1. Linux 4.9

    torvalds committed Dec 11, 2016
  2. Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upst…

    torvalds committed Dec 11, 2016
    …ream-linus
    
    Pull MIPS fixes from Ralf Baechle:
     "Two more MIPS fixes for 4.9:
    
       - RTC: Return -ENODEV so an external RTC will be tried
    
       - Fix mask of GPE frequency
    
      These two have been tested on Imagination's automated test system and
      also both received positive reviews on the linux-mips mailing list"
    
    * 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus:
      MIPS: Lantiq: Fix mask of GPE frequency
      MIPS: Return -ENODEV from weak implementation of rtc_mips_set_time
  3. MIPS: Lantiq: Fix mask of GPE frequency

    hauke authored and ralfbaechle committed Dec 7, 2016
    The hardware documentation says bit 11:10 are used for the GPE
    frequency selection. Fix the mask in the define to match these bits.
    
    Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
    Reported-by: Dan Carpenter <dan.carpenter@oracle.com>
    Reviewed-by: Thomas Langer <thomas.langer@intel.com>
    Cc: linux-mips@linux-mips.org
    Cc: john@phrozen.org
    Patchwork: https://patchwork.linux-mips.org/patch/14648/
    Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
  4. MIPS: Return -ENODEV from weak implementation of rtc_mips_set_time

    luukp authored and ralfbaechle committed Dec 7, 2016
    The sync_cmos_clock function in kernel/time/ntp.c first tries to update
    the internal clock of the cpu by calling the "update_persistent_clock64"
    architecture specific function.  If this returns -ENODEV, it then tries
    to update an external RTC using "rtc_set_ntp_time".
    
    On the mips architecture, the weak implementation of the underlying
    function would return 0 if it wasn't overridden.  This meant that the
    sync_cmos_clock function would never try to update an external RTC
    (if both CONFIG_GENERIC_CMOS_UPDATE and CONFIG_RTC_SYSTOHC are
    configured)
    
    Returning -ENODEV instead, means that an external RTC will be tried.
    
    Signed-off-by: Luuk Paulussen <luuk.paulussen@alliedtelesis.co.nz>
    Reviewed-by: Richard Laing <richard.laing@alliedtelesis.co.nz>
    Reviewed-by: Scott Parlane <scott.parlane@alliedtelesis.co.nz>
    Reviewed-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
    Cc: linux-mips@linux-mips.org
    Patchwork: https://patchwork.linux-mips.org/patch/14649/
    Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Commits on Dec 10, 2016
  1. Merge branch 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git…

    torvalds committed Dec 10, 2016
    …/herbert/crypto-2.6
    
    Pull crypto fixes from Herbert Xu:
     "This fixes the following issues:
    
       - Fix pointer size when caam is used with AArch64 boot loader on
         AArch32 kernel.
    
       - Fix ahash state corruption in marvell driver.
    
       - Fix buggy algif_aed tag handling.
    
       - Prevent mcryptd from being used with incompatible algorithms which
         can cause crashes"
    
    * 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6:
      crypto: algif_aead - fix uninitialized variable warning
      crypto: mcryptd - Check mcryptd algorithm compatibility
      crypto: algif_aead - fix AEAD tag memory handling
      crypto: caam - fix pointer size for AArch64 boot loader, AArch32 kernel
      crypto: marvell - Don't corrupt state of an STD req for re-stepped ahash
      crypto: marvell - Don't copy hash operation twice into the SRAM
  2. Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net

    torvalds committed Dec 10, 2016
    Pull networking fixes from David Miller:
    
     1) Limit the number of can filters to avoid > MAX_ORDER allocations.
        Fix from Marc Kleine-Budde.
    
     2) Limit GSO max size in netvsc driver to avoid problems with NVGRE
        configurations. From Stephen Hemminger.
    
     3) Return proper error when memory allocation fails in
        ser_gigaset_init(), from Dan Carpenter.
    
     4) Missing linkage undo in error paths of ipvlan_link_new(), from Gao
        Feng.
    
     5) Missing necessayr SET_NETDEV_DEV in lantiq and cpmac drivers, from
        Florian Fainelli.
    
     6) Handle probe deferral properly in smsc911x driver.
    
    * git://git.kernel.org/pub/scm/linux/kernel/git/davem/net:
      net: mlx5: Fix Kconfig help text
      net: smsc911x: back out silently on probe deferrals
      ibmveth: set correct gso_size and gso_type
      net: ethernet: cpmac: Call SET_NETDEV_DEV()
      net: ethernet: lantiq_etop: Call SET_NETDEV_DEV()
      vhost-vsock: fix orphan connection reset
      cxgb4/cxgb4vf: Assign netdev->dev_port with port ID
      driver: ipvlan: Unlink the upper dev when ipvlan_link_new failed
      ser_gigaset: return -ENOMEM on error instead of success
      NET: usb: cdc_mbim: add quirk for supporting Telit LE922A
      can: peak: fix bad memory access and free sequence
      phy: Don't increment MDIO bus refcount unless it's a different owner
      netvsc: reduce maximum GSO size
      drivers: net: cpsw-phy-sel: Clear RGMII_IDMODE on "rgmii" links
      can: raw: raw_setsockopt: limit number of can_filter that can be set
  3. net: mlx5: Fix Kconfig help text

    covracer authored and davem330 committed Dec 9, 2016
    Since the following commit, Infiniband and Ethernet have not been
    mutually exclusive.
    
    Fixes: 4aa17b2 mlx5: Enable mutual support for IB and Ethernet
    Signed-off-by: Christopher Covington <cov@codeaurora.org>
    Signed-off-by: David S. Miller <davem@davemloft.net>
  4. net: smsc911x: back out silently on probe deferrals

    linusw authored and davem330 committed Dec 9, 2016
    When trying to get a regulator we may get deferred and we see
    this noise:
    
    smsc911x 1b800000.ethernet-ebi2 (unnamed net_device) (uninitialized):
       couldn't get regulators -517
    
    Then the driver continues anyway. Which means that the regulator
    may not be properly retrieved and reference counted, and may be
    switched off in case noone else is using it.
    
    Fix this by returning silently on deferred probe and let the
    system work it out.
    
    Cc: Jeremy Linton <jeremy.linton@arm.com>
    Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
    Signed-off-by: David S. Miller <davem@davemloft.net>
  5. ibmveth: set correct gso_size and gso_type

    tlfalcon authored and davem330 committed Dec 8, 2016
    This patch is based on an earlier one submitted
    by Jon Maxwell with the following commit message:
    
    "We recently encountered a bug where a few customers using ibmveth on the
    same LPAR hit an issue where a TCP session hung when large receive was
    enabled. Closer analysis revealed that the session was stuck because the
    one side was advertising a zero window repeatedly.
    
    We narrowed this down to the fact the ibmveth driver did not set gso_size
    which is translated by TCP into the MSS later up the stack. The MSS is
    used to calculate the TCP window size and as that was abnormally large,
    it was calculating a zero window, even although the sockets receive buffer
    was completely empty."
    
    We rely on the Virtual I/O Server partition in a pseries
    environment to provide the MSS through the TCP header checksum
    field. The stipulation is that users should not disable checksum
    offloading if rx packet aggregation is enabled through VIOS.
    
    Some firmware offerings provide the MSS in the RX buffer.
    This is signalled by a bit in the RX queue descriptor.
    
    Reviewed-by: Brian King <brking@linux.vnet.ibm.com>
    Reviewed-by: Pradeep Satyanarayana <pradeeps@linux.vnet.ibm.com>
    Reviewed-by: Marcelo Ricardo Leitner <marcelo.leitner@gmail.com>
    Reviewed-by: Jonathan Maxwell <jmaxwell37@gmail.com>
    Reviewed-by: David Dai <zdai@us.ibm.com>
    Signed-off-by: Thomas Falcon <tlfalcon@linux.vnet.ibm.com>
    Signed-off-by: David S. Miller <davem@davemloft.net>