











uA741

ZHCSHE5G - NOVEMBER 1970 - REVISED JANUARY 2018

μA741 通用运算放大器

特性

- 短路保护
- 失调电压清零功能
- 宽泛的共模和差分电压范围
- 无需频率补偿
- 无锁存

应用

- DVD 录像机和播放器
- 专业音频混合器

3 说明

μA741 器件是一款具有失调电压清零功能的通用运算 放大器。

此放大器具有高共模输入电压范围且无锁存,因此是电 压跟随器 应用的理想选择。该器件

具有短路保护功能,并且内部频率补偿可在无需外部组 件的情况下确保稳定性。失调电压清零输入之间可以连 接一个低值电位器,从而将失调电压清零,如图 12 所 示。


µA741C 器件的额定工作温度范围是 0°C 至 70°C。

器件信息(1)

| 部件号 | 封装 | 封装尺寸 (标称值) |
|----------|----------|-----------------|
| μA741CD | SOIC (8) | 4.90mm × 3.91mm |
| μA741CP | PDIP (8) | 9.81mm × 6.35mm |
| μA741CPS | SO (8) | 6.20mm × 5.30mm |

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

简化原理图





| | E | 目录 | | |
|-----------------------|----|---------------|-------------------------|--|
| 2 3 4 5 6 | 特性 | <u>s</u> 1 | 7.3 Feature Description | 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1: 1 |

4 修订历史记录


| Changes from Revision F (May 2017) to Revision G | Page |
|---|------|
| Changed supply voltage unit from "°C" to "V" in Absolute Maximum Ratings table | 5 |
| Changes from Revision E (January 2015) to Revision F | Page |
| • 根据最新文档和翻译标准更新了数据表文本 | 1 |
| • 己删除 说明 部分中有关 µA741M 器件(过时的封装)的文本 | 1 |
| 已添加 向器件信息 表添加了 μA741CD、μA741CP 和 μA741CPS 器件 | 1 |
| • 已删除 从器件信息 表删除了 µA741x 器件 | 1 |
| • Updated pinout diagrams and Pin Functions tables in the Pin Configurations and Functions section | 4 |
| • Deleted µA741M pinout drawings information from Pin Configurations and Functions section | 4 |
| Deleted Electrical Characteristics: µA741M table from Specifications section | 5 |
| Added operating junction temperature (T_J) and values to Absolute Maximum Ratings table | 5 |
| Deleted text regarding µA741M from Absolute Maximum Ratings table | 5 |
| Deleted text regarding µA741M device from Recommended Operating Conditions table | 5 |
| Deleted Dissipation Ratings table | 5 |
| Added Thermal Information table and values | 5 |
| Deleted µA741M in Switching Characteristics table | 7 |
| Correct typo in 图 1 | 8 |
| • 已删除 text regarding µA741M device from <i>Detailed Description</i> section | 10 |
| Updated text in Overview section | 10 |
| • 已添加 2017 copyright to <i>Functional Block Diagram</i> | 10 |
| ● 已添加 caption to 图 11 in <i>Device Functional Modes</i> section | 11 |
| ● 已更改 pins 1 and 5 from "NC" to "Offset N1" and "Offset N2" in 图 18 | 15 |



| Changes from Revision D (February 2014) to Revision E | Page |
|---|------|
| 添加了应用、器件信息表、引脚功能表、ESD 额定值表、热性能信息表、特性说明部分、器件功能模式、应用和实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分。 Moved Typical Characteristics into Specifications section. | |
| Changes from Revision C (January 2014) to Revision D | Page |
| Fixed Typical Characteristics graphs to remove extra lines. | 8 |
| Changes from Revision B (September 2000) to Revision C | Page |
| 将文档更新为新的 TI 数据表格式 - 无规格变化。 己删除 订购信息 表。 | |



5 Pin Configurations and Functions



NC- no internal connection

Pin Functions

| P | IN | 1/0 | DESCRIPTION |
|-----------|-----|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| IN+ | 3 | I | Noninverting input |
| IN- | 2 | I | Inverting input |
| NC | 8 | _ | No internal connection |
| OFFSET N1 | 1 | I | External input offset voltage adjustment |
| OFFSET N2 | 5 | I | External input offset voltage adjustment |
| OUT | 6 | 0 | Output |
| VCC+ | 7 | _ | Positive supply |
| VCC- | 4 | _ | Negative supply |



6 Specifications

6.1 Absolute Maximum Ratings

over virtual junction temperature range (unless otherwise noted)⁽¹⁾

| over virtual junicilon temperature range (unit | | | MIN | MAX | UNIT |
|---|---------------------|--------|-------------------------|-----|------|
| Supply voltage, V _{CC} ⁽²⁾ | μA741C | | -18 | 18 | V |
| Differential input voltage, V _{ID} ⁽³⁾ | μA741C | | -15 | 15 | V |
| Input voltage, V _I (any input) (2)(4) | μA741C | | -15 | 15 | V |
| Voltage between offset null (either OFFSET N1 or OFFSET N2) and $\rm V_{CC-}$ | μA741C | | -15 | 15 | V |
| Duration of output short circuit ⁽⁵⁾ | | | Unlimited | | |
| Continuous total power dissipation | | | See Thermal Information | | |
| Case temperature for 60 seconds | | μΑ741C | N/A | N/A | °C |
| Lead temperature 1.6 mm (1/16 inch) from case for 60 s | econds | μΑ741C | N/A | N/A | °C |
| Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds | D, P, or PS package | μA741C | | 260 | °C |
| Operating junction temperature, T _J | | | | 150 | °C |
| Storage temperature range, T _{stg} | | μA741C | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}.
- (3) Differential voltages are at IN+ with respect to IN –.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or either power supply.

6.2 Recommended Operating Conditions

| | | | MIN | MAX | UNIT |
|----------------|----------------------------------|--------|-----|-----|------|
| V_{CC+} | - Cupply voltage | | 5 | 15 | \/ |
| V_{CC-} | V _{CC} - Supply voltage | | -5 | -15 | V |
| T _A | Operating free-air temperature | μA741C | 0 | 70 | °C |

6.3 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | D (SOIC) | P (PDIP) | PS (SO) | UNIT |
|-------------------------------|--|----------|----------|---------|------|
| | | 8 PINS | 8 PINS | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 129.2 | 87.4 | 119.7 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 73.6 | 89.3 | 66 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 72.4 | 64.4 | 70 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 25.9 | 49.8 | 27.2 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 71.7 | 64.1 | 69 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Electrical Characteristics: μΑ741C

at specified virtual junction temperature, $V_{CC\pm} = \pm 15 \text{ V}$ (unless otherwise noted)

| | PARAMETER | TEST CO | NDITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|----------------------|--|---|-------------------------|-----|-----|------|---------|
| M | 1 | V 0 | 25°C | | 1 | 6 | \/ |
| V_{IO} | Input offset voltage | V _O = 0 | Full range | | | 7.5 | mV |
| $\Delta V_{IO(adj)}$ | Offset voltage adjust range | V _O = 0 | 25°C | | ±15 | | mV |
| | Input offset current | V _O = 0 | 25°C | | 20 | 200 | nA |
| I _{IO} | input onset current | v _O = 0 | Full range | | | 300 | IIA |
| | Input bias current | V _O = 0 | 25°C | | 80 | 500 | nA |
| I _{IB} | input bias current | v _O = 0 | Full range | | | 800 | IIA |
| V | Common-mode input voltage range | 25°C | | ±12 | ±13 | | V |
| V_{ICR} | Common-mode input voltage range | Full range | | ±12 | | | V |
| | | $R_L = 10 \text{ k}\Omega$ | 25°C | ±12 | ±14 | | V |
| V | Maximum pools autout voltage autog | R _L ≥ 10 kΩ | Full range | ±12 | | | |
| V_{OM} | Maximum peak output voltage swing | $R_L = 2 k\Omega$ | 25°C | ±10 | | | |
| | | $R_L \ge 2 k\Omega$ | Full range | ±10 | | | |
| ^ | Large-signal differential voltage | $R_L \ge 2 k\Omega$ | 25°C | 20 | 200 | | \//ma\/ |
| A_{VD} | amplification | V _O = ±10 V | Full range | 15 | | - V/ | V/mV |
| r _i | Input resistance | 25°C | | 0.3 | 2 | | МΩ |
| r _o | Output resistance | V _O = 0; see ⁽²⁾ | 25°C | | 75 | | Ω |
| C _i | Input capacitance | 25°C | | | 1.4 | | pF |
| CMRR | Common-mode rejection ratio | V V | 25°C | 70 | 90 | | dB |
| CIVIKK | Common-mode rejection ratio | $V_{IC} = V_{ICRmin}$ | Full range | 70 | | | uБ |
| le. | Cumply valtage consists the (AV /AV) | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 25°C | | 30 | 150 | μV/V |
| k _{SVS} | Supply voltage sensitivity ($\Delta V_{IO}/\Delta V_{CC}$) | $V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$ | Full range | | | 150 | μν/ν |
| Ios | Short-circuit output current | 25°C | | | ±25 | ±40 | mA |
| | Supply ourrant | V = 0: no load | 25°C | | 1.7 | 2.8 | 4 |
| I _{CC} | Supply current | V _O = 0; no load | Full range | | - | 3.3 | mA |
| D | Total names discination | V O. no load | 25°C | | 50 | 85 | \/ |
| P_D | Total power dissipation | $V_O = 0$; no load | Full range | | | 100 | mW |

All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified.
 Full range for the μA741C is 0°C to 70°C.

⁽²⁾ This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.



6.5 Electrical Characteristics: µA741Y

at specified virtual junction temperature, $V_{CC\pm} = \pm 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)⁽¹⁾

| | PARAMETER | TEST CONDITIONS (2) | MIN | TYP | MAX | UNIT |
|----------------------|--|--|-----|-----|-----|------|
| V _{IO} | Input offset voltage | V _O = 0 | | 1 | 5 | mV |
| $\Delta V_{IO(adj)}$ | Offset voltage adjust range | V _O = 0 | | ±15 | | mV |
| I _{IO} | Input offset current | V _O = 0 | | 20 | 200 | nA |
| I _{IB} | Input bias current | V _O = 0 | | 80 | 500 | nA |
| V _{ICR} | Common-mode input voltage range | | ±12 | ±13 | | V |
| V | Maximum pook autaut valtage auting | $R_L = 10 \text{ k}\Omega$ | ±12 | ±14 | | V |
| V _{OM} | Maximum peak output voltage swing | $R_L = 2 \text{ k}\Omega$ | ±10 | ±13 | | V |
| A _{VD} | Large-signal differential voltage amplification | $R_L \ge 2 k\Omega$ | 20 | 200 | | V/mV |
| ri | Input resistance | | 0.3 | 2 | | MΩ |
| r _o | Output resistance | V _O = 0; see ⁽¹⁾ | | 75 | | Ω |
| Ci | Input capacitance | | | 1.4 | | pF |
| CMRR | Common-mode rejection ratio | $V_{IC} = V_{ICRmin}$ | 70 | 90 | | dB |
| k _{SVS} | Supply voltage sensitivity (ΔV _{IO} /ΔV _{CC}) | V _{CC} = ±9 V to ±15 V | | 30 | 150 | μV/V |
| I _{OS} | Short-circuit output current | | | ±25 | ±40 | mA |
| I _{CC} | Supply current | V _O = 0; no load | | 1.7 | 2.8 | mA |
| P_D | Total power dissipation | V _O = 0; no load | | 50 | 85 | mW |

⁽¹⁾ This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

6.6 Switching Characteristics: μΑ741C

over operating free-air temperature range, $V_{CC\pm} = \pm 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|-------------------------|--|-----|-----|-----|------|
| t _r | Rise time | $V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega$ | | 0.3 | | μs |
| | Overshoot factor | C _L = 100 pF; see 图 1 | | 5% | | |
| SR | Slew rate at unity gain | $V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega$ $C_L = 100 \text{ pF}; \text{ see } \boxed{\$} \text{ 1}$ | | 0.5 | | V/µs |

6.7 Switching Characteristics: μΑ741Υ

over operating free-air temperature range, $V_{CC\pm} = \pm 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)


| | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|----------------|-------------------------|--|---------|-----|------|
| t _r | Rise time | $V_L = 20 \text{ mV}, R_L = 2 \text{ k}\Omega$ | 0.3 | | μs |
| | Overshoot factor | C _L = 100 pF; see 图 1 | 5% | | |
| SR | Slew rate at unity gain | $V_{I} = 10 \text{ V}, R_{L} = 2 \text{ k}\Omega$ $C_{L} = 100 \text{ pF}; \text{see } \boxed{8} \text{ 1}$ | 0.5 | | V/µs |

⁽²⁾ All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.




6.8 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TEST CIRCUIT 图 1. Rise Time, Overshoot, and Slew Rate





Typical Characteristics (接下页)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






7 Detailed Description

7.1 Overview

The μ A741 has been a popular operational amplifier for over four decades. Typical open loop gain is 106 dB while driving a 2000- Ω load. Short circuit tolerance, offset voltage trimming, and unity-gain stability makes the μ A741 useful for many applications.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors and so forth. The input offset pins allow the designer to adjust for mismatches caused by external circuitry. See *Application and Implementation* for more details on design techniques.



Feature Description (接下页)

7.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change an output when there is a change on the input. The μ A741 device has a 0.5-V/ μ s slew rate. Parameters that vary significantly with operating voltages or temperature are shown in *Typical Characteristics*.

7.4 Device Functional Modes

The μ A741 device is powered on when the power supply is connected. The device can operate as a single-supply or dual-supply operational amplifier depending on the application.

7.5 µA741Y Chip Information

When properly assembled, this chip displays characteristics similar to the μ A741C device. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips can be mounted with conductive epoxy or a gold-silicon preform.




图 11. Bonding Pad Assignments



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas (β), collector or emitter resistors and so forth. The input offset pins allow the designer to adjust for mismatches resulting from external circuitry. These input mismatches can be adjusted by placing resistors or a potentiometer between the inputs as shown in 2 12. A potentiometer can fine-tune the circuit during testing or for applications which require precision offset control. For more information about designing using the input-offset pins, see *Nulling Input Offset Voltage of Operational Amplifiers*.




图 12. Input Offset Voltage Null Circuit

8.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal drives a relatively high current load. This circuit is also called a buffer amplifier or unity-gain amplifier. The inputs of an operational amplifier have a very high resistance which puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so the resistance can provide as much current as necessary to the output load.




图 13. Voltage Follower Schematic



Typical Application (接下页)

8.2.1 Design Requirements

- Output range from 2 V to 11.5 V
- Input range from 2 V to 11.5 V
- · Resistive feedback to negative input

8.2.2 Detailed Design Procedure


8.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by the internal circuitry to some level below the supply rails. For this amplifier, the output voltage swing is within ±12 V, which accommodates the input and output voltage requirements.

8.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The selected amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11.5 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail rather than ground allows the amplifier to maintain linearity for inputs below 2 V.

8.2.3 Application Curves for Output Characteristics



9 Power Supply Recommendations

The μ A741 device is specified for operation from ±5 to ±15 V; many specifications apply from 0°C to 70°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines*.

CAUTION

Supply voltages larger than ±18 V can permanently damage the device (see *Absolute Maximum Ratings*).

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational
 amplifier. Bypass capacitors reduce the coupled noise by providing low impedance power sources local to the
 analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current. For more detailed information, see
 Circuit Board Layout Techniques.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Place the external components as close as possible to the device. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example




图 17. Operational Amplifier Schematic for Noninverting Configuration



Layout Example (接下页)




图 18. Operational Amplifier Board Layout for Noninverting Configuration



11 器件和文档支持

11.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.2 商标

All trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



www.ti.com 7-Apr-2024

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| UA741CD | LIFEBUY | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | UA741C | |
| UA741CDR | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | UA741C | Samples |
| UA741CP | ACTIVE | PDIP | Р | 8 | 50 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | UA741CP | Samples |
| UA741CPE4 | ACTIVE | PDIP | Р | 8 | 50 | TBD | Call TI | Call TI | 0 to 70 | | Samples |
| UA741CPSR | ACTIVE | SO | PS | 8 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | U741 | Samples |
| UA741CPSRE4 | ACTIVE | SO | PS | 8 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | U741 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Apr-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| UA741CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| UA741CPSR | SO | PS | 8 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |

www.ti.com 10-Jan-2024




*All dimensions are nominal

| Device | Device Package Type | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|-----------|---------------------|----|------|------|-------------|------------|-------------|--|
| UA741CDR | SOIC | D | 8 | 2500 | 340.5 | 338.1 | 20.6 | |
| UA741CPSR | SO | PS | 8 | 2000 | 356.0 | 356.0 | 35.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Jan-2024

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) | |
|---------|--------------|--------------|------|-----|--------|--------|--------|--------|--|
| UA741CD | D | SOIC | 8 | 75 | 507 | 8 | 3940 | 4.32 | |
| UA741CP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 | |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司