Exploitation on ARM-based Systems

Troopers18

Sascha Schirra, Ralf Schaefer March, 12th 2018

Who Are We

Sascha Schirra

- Independent Security Consultant
 - Reverse engineering
 - Exploit development
 - · Mobile application security
 - · Embedded systems
- · Twitter: @s4sh_s

Ralf Schaefer

- Security Analyst
 - · Reverse engineering
- · Twitter: @d0gtail

Lab Environment

- WiFi:make exploit_on_arm
- · Kali Linux Virtual Machine
 - · root:toor
 - · Qemu/RaspberryPi
 - 10.10.0.2
- Raspberry Pi II / ARMv7
 - userX:userX
 - · 192.168.0.51 55

Lab Environment - Used Software

Software	Description		
gdb	Debugger on GNU/Lir	านx	mov r bl i
gef	GDB extension		
as	GNU Assembler		
objcopy	Copies data from object files		
hexdump	Dump bytes in user specified form		format
ropper	Gadget finder and more		
netcat	TCP/IP swiss army kn	ife	sub r lsr s uxth r
		e3a0b001	mov 1

Course Outline (1)

ARM Architecture

- · ARM CPU
- Modes
- States
- · Addressing Modes
- Instructions
- · Conditionals

Linux Application Basics

- · Executable and Linkable Format
- · Process Layout
- Calling Conventaions
- Stack Frames
- Dynamic Linking

Course Outline (2)

Create Shellcode

- · What is shellcode
- · System calls
- How to craft shellcode

Stack-based Memory Corruptions

- · What are buffer overflows?
- · How can buffer overflows occur?
- Possibilities
- · How to exploit?

Course Outline (2)

XN and ROP

- · What does XN mean?
- ret2libx
- Return Oriented Programming

Address Space Layout Randomization

- · What is ASLR?
- Bruteforce ASLR

ADM Architactura		
ARM Architecture		
	 	- r2, #1
aefer		
derer		

ARM

- Advanced RISC Machines
 - Previously named Acorn RISC Machine
- ARM Holding (since 1990)
 - · Sells IP (Intellectual Property) cores and ARM architectural licences
 - · IP cores
 - core design, can be combined with own parts to build a fully functioning chip
 - · Arch licence chip has to fully comply with the ARM architecture
 - · Neither manufactures nor sells CPUs



ARM Architecture

- Reduced Instruction Set Computing
 - Small instruction set
 - · Large uniform register file
 - · Load / store architecture
 - · Simple addressing modes
 - · Fixed instruction size
- Conditional instructions

ARM Architecture

- · Architecture profiles has been introduced
 - · A Application
 - R Real-time
 - · M Microcontroller


A	Facility.	e1841801 e1590001	orr cmp	r1, r4 r9, r1
Architecture	Family			
·		33a92001	movec	r2, #1
A D A A	A D A A 4			
ARMv1	ARM1			
ARMv2	ARM2			
AIMIVZ	AINMZ			
ARMv3	ARM7			
4 DA4 /	A D A 4 7			
ARMv4	ARM7			
ARMv5TE	ARM7EJ, ARM9E, ARM10	ΛE		
ARMVJIE	ARM/EJ, ARM9E, ARMIN	UE3a0b001		
ARMv6	ARM11, Cortex-M0, Cor	tex-M0. C	ortex-	-M1 □
		33402001	movec	
A D A A 7	Contay A Contay D Co	stav MA2 (moves	N A /
ARMv7	Cortex-A, Cortex-R, Co	rtex-M3, C	.ortex	-1414
ARMv8	Cortex-A			
AININO	COITEX A			
		10455000	nu bann	

ARM versions affected by Meltdown / Spectre

- Variant 1: bounds check bypass (CVE-2017-5753)
- Variant 2: branch target injection (CVE-2017-5715)
- Variant 3: rogue data cache load (CVE-2017-5754)
- · Variant 3a: additional variant to 3

Processor	Vulnerability
Cortex-R7, 8	1, 2
Cortex-A8, 9, 15	1, 2
Cortex-A15	1, 2, 3a
Cortex-A17	1, 2
Cortex-A57, 72	1, 2, 3a
Cortex-R75	1, 2, 3

Privilege Levels



Registers

	r0
• Register size 32 bit	r1
· r0 - r12 - General purpose	r2
· r11 - Frame Pointer	r3
aboses economic	r4
· r13 - Stack Pointer	r5
· r14 - Link Register	r6
	r7
· r15 - Program Counter	r8
· CPSR/APSR - Status register	r9
• N - Negative condition	r10
· Z - Zero condition	r11 (fp)
• C - Carry condition	r12
· V - oVerflow condition	r13 (sp)
• E - Endianness state	r14 (lr)
• T - Thumb state	r15 (pc)

CPSR

Registers - Compared to x86

ARM	Description	x86
r0	General Purpose	EAX
r1	General Purpose	EBX
r2	General Purpose	ECX
r3	General Purpose	EDX
r4	General Purpose	ESI
r5	General Purpose	EDI
r6	General Purpose	
r11(fp)	Frame Pointer	EBP
r12	Intra Procedural Call	
r13(sp)	Stack Pointer	ESP
r14(lr)	Link Register	
r15(pc)	Program Counter/Instruction Pointer	EIP
CPSR	Current Program State Register/Flags	EFLAGS

States

The ARM CPU can work in different states. Each state has its own instruction set.

- · ARM
- · Thumb / Thumb-2
- Jazelle (replaced with ThumbEE)
- ThumbEE (deprecated)

ARM State

- · Default state
- · r0-r12, sp, lr, pc are accessible

Instruction size	32 bit
Alignment	32 bit

Thumb State

- Introduced wiht ARMv4T
- · Smaller instruction size (16 bit) but less instructions
 - pc can only be modified by specific instructions
- better code density less performance
- · Only r0-r7, sp, lr, pc are accessible by most instructions
- Thumb-2 state introduced in 2003 with ARMv6T2
 - · Extends Thumb state with 32 bit instructions
 - · Those instructions can access all registers

Instruction size	16 / 32 bit
Alignment	16 bit

Jazelle DBX

- Direct Bytecode eXecution
- Allows equipped ARM-Processors to execute Java-Bytecode in hardware
- First introduced with the ARM926EJ-S Processor

Thumb EE

- · Introduced with ARMv7 in 2005
- Also called Jazelle RCT (Runtime Compilation Target)
- Defines the Thumb Execution Environment
- · Based on Thumb
- Target for dynamically generated code (Java, C#, Perl, Python)
 - · Code compiled shortly before or during execution (JIT compilers)
- In 2011, ARM deprecated the use of ThumbEE
- ARMv8 removes support for ThumbEE

Endianness

- Endianness means byte ordering
 - · Little Endian least significant byte is stored first
 - \cdot Big Endian most significant byte is stored first
- · Refers to multibyte values, e. g. integer, long

Example: How is the value **0x11223344** stored?

LITTLE ENDIAN	44	33	22	11
BIG ENDIAN	11	22	33	44

Instruction format

```
[instruction][condition][s][destination],[source],[other operand(s)...]
```

- s update status register
- Every instruction can be made conditional

```
add    r1, r2, #2 @ r1=r2+2
suble    r1, r2, #3 @ if less than: r1=r2+3
movs    r1, r2    @ r1=r2, Status Register update
```

Inline Barrel Shifter

- Possibility to perform shift operations to the second operand inline with other instructions
 - · Available for ARM and Thumb-2 (32 bit wide)

Mnemonic		Description	
lsl #n logical shi		logical shift left	
lsr	#n	logical shift right	
asr	#n	arithmetic shift right	
ror	#n	rotate right	

```
mov r0, r1, lsl #2 @ r0 = r1 << 2
add r1, r1, r2, lsr #1 @ r1 = r1 + r2 >> 1
```

Load / Store

ARM solely uses Load/Store operations to manipulate memory. Unlike x86 where most instructions are allowed to manipulate data in the memory, on ARM one need to load the data into registers, manipulate it and store it back to memory.

```
_start:

ldr r2, [r1] @ loads the value found @ r1

add r2, #1 @ adds 1 to the value

str r2, [r1] @ stores the new value to r1
```

Load/Store

· Loads value from r0 to r4

ldr r4, [r0]

· Stores value from r4 to r0

str r4, [r0]

Load/Store Multiple

· ldm and stm can be used to store multiple registers

```
@ [r0]=r1, [r0+4]=r2, [r0+8]=r3
ldm r0, {r1,r2,r3}

@ [r0]=r1, [r0+4]=r2, [r0+8]=r3, r0=r0+8
ldm r0!, {r1,r2,r3}

@ r1=[r0], r2=[r0+4], r3=[r0+8]
stm r0, {r1-r3}

@ r1=[r0], r2=[r0+4], r3=[r0+8], r0=r0+8
stm r0!, {r1,r2,r3}
```

Load/Store Multiple

- ldm and stm instructions can be extended with a mode
- · The mode defines if the address shall be incremented or decremented
- Lower registers are stored on lower addresses
- push and pop are aliases for stmdb and ldmia

Mode	Description	e1590001 9a000009 e0911006 33a02001
IA	Increment After (default)
IB	Increment Before	
DA	Decrement After	
DB	Decrement Befor	e e e e e e e e e e e e e e e e e e e

```
@ [r0+4]=r1, [r0+8]=r2, [r0+12]=r3
ldmib r0, {r1,r2,r3}
```

Load Immediate Values

- · ARM has a fixed instruction length of 32bit
 - · Includes opcode and operands
- · Only 12 bits left for immediate values
- If bit 25 is set to 0 the last 12bit are handeld as 2nd operand



• If bit 25 is set to 1 the last 12 bit are handled as immediate



Load Immediate Values

• In order to make it possible to load bigger values than 4096 (12 bit), the value is split



- a = 8 bit value (0 to 255)
- b = 4 bit value (used for rotate right (ROR))
- · Immediate = a ror (b << 1)</pre>

Load Immediate Values - tests

- · Assemblers dodge big immediates in different ways (ldr)
- · If immediate is bigger than 255, it should be tested
 - · if not rotateable, do not rely on how the target might handle it
 - use other ways to make the immediate fit

```
      ldr r1, =0x11223344
      @ most likely substituted by pc + relative

      movw r1, #0x3344
      @ load the value in two steps, r1 = 0x3344

      movt r1, #0x1122
      @ r1 = 0x11223344

      mov r2, #0x2e00
      @ assemble first part of 0x2ee0

      orr r2, #0xe0
      @ assemble second part of 0x2ee0
```

Addressing - Offset

- Load / Store indexed with immediate value or register and barrel shifter
 - Pre-Indexed
 - Pre-Indexed with change
 - Post-Indexed

```
      ldr r2, [r0, #8]
      @ load from r0+8

      ldr r2, [r0, #8]!
      @ load from r0+8 and change r0

      ldr r2, [r0], #8
      @ load from r0 and change r0 afterwards

      str r2, [r0, r1]
      @ store to r0+r1


      str r2, [r0, r1, lsl#2]!
      @ store to r0+r1 and change r0

      str r2, [r0], r1
      @ store to r0 and change r0 afterwards
```

PC Relative Addressing

- Used to address constants in literal pool
 - · Part of code region
 - · Storage of constants
- The CPU fetches two instructions in advance
- Therefore, the real PC value is higher
 - · 8 bytes in ARM state
 - · 4 bytes in Thumb state
 - · bit[1] is zeroed out
 - · address is 4 byte aligned





PC Relative Addressing

```
.section .text
.global _start
_start:
   .code 32
   add r2, pc, #1
   bx r2
    .code 16
   add r1, pc, #4 @ address "Hello World"
   mov r2, r2
   mov r3, r3
                         @ pc points to here
   bkpt
    .ascii "Hello World" @ literal pool
```

Bitwise Instructions

Operation	Assembly	Simplified
bitwise AND	and r0, r1, #2	r0=r1 & 2
bitwise OR	orr r0, r1, r2	r0=r1 r2
bitwise XOR	eor r0, r1, r2	r0=r1 ^r2
bit clear	bic r0, r1, r2	r0=r1 & !r2
Move negative (NOT)	mvn r0, r2	r0=!r2

Arithmetic Instructions

Operation	Assembly	Simplified
Add	add r0, r1, #2	r0=r1 + 2
Add with carry	adc r0, r1, r2	r0=r1 + r2 + 1
Subtract	sub r0, r1, #2	r0=r1 - 2
Sub with carry	sbc r0, r1, r2	r0=(r1 - r2) IF NOT(carry) - 1
Reverse Sub	rsb r0, r1, #2	r0=2 - r1
Reverse Sub with carry	rsc r0, r1, r2	r0=(2 - 1) IF NOT(carry) - 1
Multiply	mul r0, r1, r2	r0=r1 * r2
Multiply and Accumulate	mla r0, r1, r2, r3	r0=r1 * (r2 + r3)

State Register affected by Arithmetic Instructions

Logical Operation	Artihmetic Operation
	Result was a negative number
Result was zero	Result was zero
After shift '1' was left in carry	Result greater than 32bits
	Result greater than 31bits
	possible corruption of signed bit
	- Result was zero

- Possibility to 'jump' to a certain location (address) in the code
- Simple branch to another positions
- Functions also get called by branches
 - bl[x] = branch and link
 - \cdot link means that the return address is stored in the ${
 m lr}$ register
- Branches solely use offsets

```
...
@ branches
b #1234 @ branch to current address + 1234
bx r1 @ branch to address in r1
@branch and link
bl #1234 @ branch to current address + 1234
blx r1 @ branch to address in r1
...
```

• Branches with saving the link register (return to pc + 4)

```
bl adding @ save the address
mov r1, r0 @ to the mov instruction
    @ in the lr register
...
adding:
   add r1, r2, #2
```

- Branches with switching ARM/Thumb state
 - bx and blx
 - · branch and eXchange

```
add r2, r2, #1 @ prepare address for exchange
bx r2     @ branch and exchange
```

In order to set the CPU to thumb state, the least significant bit has to be set to 1 If the least significant bit has not been set, the CPU switches to ARM state.

Address of code	0×00040000
Address that has to be used	0x00040001

Conditional Execution

- · Two letter suffix appended to mnemonic
- Condition is tested to current state register flags

```
subs r0, r0, #1
subne r0, r0, #2
adde r1, r1, #2
```

- s suffix behind sub means that the state register gets updated
- · subne sub not equal, subtract if zero flag is not set
- adde add not equal, add if zero flag is set

Conditional Execution

		-59d2004 ldr r
Suffix	Description	Flag
EQ	Equal/equals zero	Z==1
NE	Not equal	Z==0
CS/HS	Carry set/unsigned >=	C==1
CC/LO	Carry clear/unsigned	C==0
MI	Minus / negative	N==1
PL	Plus / positive or	N==0
VS	Overflow	V==1
VC	No Overflow	V==0
		e0911006 adds

Conditional Execution

		<u>e6ff4074 uxth</u> r
Suffix	Description	Flag
HI	unsigned >	(C==1 && Z==0)
LS	unsigned <=	(C==0 Z==1)
GE	signed >=	N==V
LT	signed <	N!=V
GT	signed >	(Z==0 && (N==V))
LE	signed <=	(Z==1 (N!=V))
AL	Always (default)	any

Conditional Execution in Thumb state

- Before Thumb-2 (ARMv6T2) only conditional branches could be conditional - cbz, cbnz
- Thumb-2 needs the it instruction for conditional execution
 - · it means if-then
 - it can be expanded with additional ts and es (else)
 - · ittee if-then-then-else-else max four conditionals
 - · only available in processors supporting Thumb-2
 - it supports up to four conditional instructions
- Instructions inside the it-block have to be the same or logical inverse
 - ite eq 1st & 2nd instruction must be eq and 3rd must be ne

```
ite gt     @ next instruction is conditional
addgt r2, r1      @ conditional add
suble r3, r2      @ conditional sub
```

Conditional Execution in Thumb state

```
12477002 subne r7, r7, e2
2477002 subne r7, r7, e2
2412002 subn r2, r1, r2
2412002 subn r2, r1, r2
2412002 subn r2, r1, r2
2412003 subn r2, r2
2412003 subne r2, r2
2412003 subne r2, r2
2412003 subne r2, r3
2412003 subne r2, r3
2412003 subne r2, r3
2412003 subne r4, r4
2412003 subne r4, r4
2412003 subne r4, r4
```

· Conditional branches has to be the last instruction in the it-block

```
ittee eq  @ next instruction is conditional
addeq r2, r1  @ conditional add
addeq r3, r2  @ conditional add
movne r0, r3  @ conditional move
bne r0  @ conditional branch
```

Most common ARM instructions

			. elasissa mov ri sl
ADD	add	В	branch
SUB	subtract	BL	branch with link
MUL	mulitplication	ВХ	branch with exchange
AND	bitwise and	BLX	branch with link and exchange
EOR	exclusive or	MOV	move data
ORR	bitwise or	MVN	move bitwise not
LSL	logical shift left	LDR	load data
LSR	logical shift right	STR	store data
ASR	arithmetic shift right	LDM	load multiple
ROR	rotate right	STM	store multiple
СМР	compare	PUSH	push on stack
SVC	supervisor call	POP	pop from stack

Linux Application Basics

_	_	_	_	_			

Executable and Linkable Format

- FLE Executable and Linkable Format
- · Default file format for GNU/Linux
 - Executables
 - Shared Objects (Libraries)
 - Core files
- · Consists of sections and segments
 - · Linker is interested in sections
 - Kernel / Loader is interested in segments

Executable and Linkable Format - Structure

ELF Header

- Magic \x7fELF
- · Type of file
- Architecture
- Entry Point
- · Offset and number of program headers
- · Offset and number of section headers


```
readelf -h <elf_file>
ropper -f <elf_file> --info
```

Executable and Linkable Format - Structure

Program Header

- Segments that are mapped in the memory
- · Virtual address
- Size
- · Permissions RWE

```
readelf --segments <elf_file>
ropper -f <elf_file> --segments
```




Executable and Linkable Format - Structure


Section Header

- Name only index in string table
- · Offset in the file
- Size
- Different types of sections
 - ST_PROGBITS program bits
 - ST_STRTAB strings
- Common sections
 - · .text
 - · .data

```
readelf --sections <elf_file>
ropper -f <elf_file> --sections
```



Process Layout - Linux 32 bit



Process Layout - Heap

- · Managed by the libc
 - ptmalloc is currently used
- · Dynamically allocated memory
- Grows to high addresses

Process Layout - Stack

- Last In First Out (LIFO)
- Consists of stack frames
- Used for local variables of functions
- · Automatically created for each called function


©Sascha Schirra, Ralf Schaefer

Calling Convention

How to call functions


- The first four arguments in registers
 r0-r3
- · More arguments on the stack
- Return value will be stored in r0
- r4 r11 have to be preserved by subroutines





r15 - pc

Stack Frames



Stack Frames - Function Prologue

- Functions are called through bl and blx
 - · Return address is stored in link register (lr/r14)
- Registers that have to be preserved are stored on the stack
- Link register is stored on the stack in the function prologue if the function is not a leaf function

```
push {fp, lr}
add fp, sp, #4
sub sp, sp, #136
```

Stack Frames - Function Epilogue

- Preserved registers are restored
- pc is restored
 - several possibilities
 - · restore lr and branch to lr
 - restore pc through pop

```
sub sp, fp, #4
pop {fp, pc}
```

```
sub sp, fp, #4
pop {fp, lr}
bx lr
```

Dynamic Linking (1)

- Applications are split into several files
 - Executable
 - · Libraries (*.so)
- · Addresses of functions in libraries are not fixed
 - · Position independed code
- · Addresses of functions have to be resolved during runtime
- ELF supports dynamic linking
 - Global Offset Table (.got/.plt.got)
 - · Procedure Linkage Table (.plt)
- · Dynamic linker is used to resolve addresses

Dynamic Linking (2)

- · Global Offset Table
 - Array of pointers
 - · Addresses of functions and variables
 - Variables are resolved when the program is started
- Procedure Linkage Table
 - · Consists of code for every function that has to be linked
 - · Is called instead of the real function
 - · Is used for address resolution in a lazy linking manner
 - \cdot Uses GOT to store pointers of resolved functions

Dynamic Linking - Lazy Linking (1)

Example: calling printf

Call of the entry in the PLT instead of the real function

```
0x104aa: blx 0x1030c @ printf in plt
```

PLT entry of printf

Dynamic Linking - Lazy Linking (2)

```
0x1030c: add r12, pc, #0, 12 @ r12 = 0x10314

0x10310: add r12, r12, #16, 20 @ r12 = 0x20314

0x10314: ldr pc, [r12, #3320]! @ r12 = r12 + 3320

@ = 0x2100c
```

```
ropper -f <elf_file> --imports
...

Offset Type Name
----- ----
0x0002100c R8 printf
0x00021010 R8 strcpy
0x00021014 R8 __libc_start_main
0x00021018 R8 __gmon_start__
0x0002101c R8 abort
```

Dynamic Linking - Lazy Linking (3)

- When a function is called the first time, the address in the GOT points to code in the PLT that jumps to the dynamic linker
- The dynamic linker uses the address in r12 to look for the name of the function in the string table
- The linker uses that name to resolve the real address of the function in the library
- If the linker can resolve the address, it writes the real address to the GOT entry of the function and jumps to the function
- When the function is called the next time, it jumps into the PLT and then to the function directly

hellcode		
HELLOUE		
	 movec	

What is Shellcode?

Shellcode is a sequence of bytes that can be interpreted and executed by the CPU. Historically it is called shellcode, because the first versions spawned a shell.

Mostly, shellcode consists of position indepedent code. To accomplish this on GNU/Linux, system calls can be used.

Shellcode must be free of so-called bad bytes. Bad bytes are bytes that interfere with the placement of the shellcode (e.g. a null byte if string operations like strcpy are used).

System Calls

- · Interface to the Kernel
 - · Ask the Kernel to do something for you
 - Possibility to call higher privileged functions
- · libc has wrapper functions for the syscalls
 - · write(...)
 - · read(...)
 - · execve(...)
 - etc.

Calling System Calls

- · Arguments in r0 r5
- System call no in r7
- swi/svc #0 to make a system call
 - swi means Software Interrupt, replaced with svc
 - svc means SupervisorCall
 - #1 can also be used to make a system calls

r0
r1
r2
r3
r4
r5
r6
r8
r9
r10
r11
r12
r13 (sp)
r14 (lr)
r15 (pc)

Let's create shellcode that uses the system call **write** and prints a message.

libc wrapper

```
write(1, "ARM Assembly", 12);
```

System call

syscall	r7	r0	r1 eaffff18 e0455006	r2
sys_write	0x4	unsigned int fd	const char *buf	size_t count

```
.section .text
.global _start

_start:
    add r1, pc, #12
    mov r0, #1
    mov r2, #12
    mov r7, #4
    svc #1
    .ascii "ARM Assembly\0"
```

10	mou		ro.
10	10	8F	E2
01	00	Α0	E3
0C	20	Α0	E3
04	70	Α0	E3
01	00	00	EF
41	52	4D	20
41	73	73	65
6D	62	6C	79
00	b	16bd	10, 11, lc

```
.section .text
.global _start

_start:
    add r1, pc, #12
    mov r0, #1
    mov r2, #12
    mov r7, #4
    svc #1
    .ascii "ARM Assembly\0"
```

10	10	8F	E2
01	00	Α0	E3
0C	20	Α0	E3
04	70	Α0	E3
01	00	00	EF
41	52	4D	20
41	73	73	65
6D	62	6C	79
00	b	16bd	lc

Problem: null bytes in shellcode

Fix: Use Thumb instruction set to craft shellcode.

subner of, c5, c5, c2
subner of, c5, c5, c2
subner of, c1, c0
subner c1, c1, c0
subner c2, c5, c6, c1
subner c3, c5, c6, c1
subner c4, c6, c16
subner c5, c6, c16
subner c6, c16
subner c7, c6
subner c7, c6
subner c7, c7
subner c6, c16
subner c7, c6
subner c7, c7
subner c7
subner c7, c7
subner c7
subn

```
.section .text
.global _start
_start:
   .code 32
   add r1, pc, #1
                           @ set r1 to pc+1
   bx r1
                           @ branch to r1 to switch to Thumb
   .code 16
   add r1, pc, #8 @ set r1 to pc + 8 - address of string
                           @ set r0 to 1 - stdout
   mov r0, #1
   mov r0, #1
                           @ fill inst., needed because of add r1
                           @ set r2 to 12 - length of string
   mov r2, #12
                           @ set r7 to 4 - syscall no write
   mov r7, #4
   svc #1
   .ascii "ARM Assembly\0"
```

```
.section .text
.global _start
_start:
    .code 32
   add r1, pc, #1
   bx r1
    .code 16
   add r1, pc, #8
   mov r0, #1
   mov r0, #1
   mov r2, #12
   mov r7, #4
   svc #1
    .ascii "ARM Assembly\0"
```

01	10	8F	E2
11	FF	2F	E1
02	A1		
01	20		
01	20		
0C	22		
04	27		
01	DF	r2, r5,	
41	52	4D	20
41	73	73	65
6D	62	6C	79
00	uxth	r9,	r6

```
.section .text
.global _start
_start:
    .code 32
   add r1, pc, #1
   bx r1
    .code 16
   add r1, pc, #8
   mov r0, #1
   mov r0, #1
   mov r2, #12
   mov r7, #4
   svc #1
    .ascii "ARM Assembly\0"
```

01	10	8F	E2
11	FF	2F	E1
02	A1		
01	20		
01	20		
0C	22		
04	27		
01	DF	r2, r5,	
41	52	4D	20
41	73	73	65
6D	62	6C	79
00	uxth	r9,	r6

```
.section .text
.global _start
_start:
    .code 32
   add r1, pc, #1
   bx r1
    .code 16
   eor r2, r2, r2
   add r1, pc, #8
   mov r0, #1
   strb r2, [r1, #12] @ overwrite the A
   mov r2, #12
   mov r7, #4
   svc #1
    .ascii "ARM AssemblyA" @ \0 replaced with A
```

```
.section .text
.global _start
_start:
    .code 32
   add r1, pc, #1
   bx r1
    .code 16
   eor r2, r2, r2
   add r1, pc, #8
   mov r0, #1
   strb r2, [r1, #12]
   mov r2, #12
   mov r7, #4
   svc #1
    .ascii "ARM AssemblyA"
```

01	10	8F	E2
11	FF	2F	E1
02	A1	r9,	
01	20		
0A	73		
0C	22		
04	27		
01	DF	r2, r5,	
41	52	4D	20
41	73	73	65
6D	62	6C	79
41	uxth	r9,	r6

Compile Shellcode

Use GNU Assembler to compile ARM assembler

as -o shellcode.o shellcode.s

Optional: In order to test whether the shellcode works, it is necessary to link it

ld -N -o shellcode shellcode.o

Extract Bytes

Since the GNU assembler creates a full ELF binary, it is necessary to extract the bytes

objcopy -0 binary shellcode.o shellcode.bin

Print bytes in C string format

Use ropper to compile shellcode

```
ropper --asm "add r1, pc, #1; bx r1" S --arch ARM; # switch to Thumb
    state
"\x01\x10\x8f\xe2\x11\xff\x2f\xe1"
```

```
ropper --asm "
eors r2, r2, r2
adr r1, #8
movs r0, #1
strb r2, [r1, #12]
movs r2, #12
movs r7, #4
svc #1
" S --arch ARMTHUMB;
"\x52\x40\x02\xa1\x01\x20\x0a\x73\x0c\x22\x04\x27\x01\xdf"
```

```
shellcode = "\x01\x10\x8f\xe2\x11\xff\x2f\xe1"
shellcode += "\x52\x40\x02\xa1\x01\x20\x0a\x73\x0c\x22\x04\x27\x01\xdf"
shellcode += "ARM AssemblyA"
```

Use ropper to compile shellcode

```
eors r2, r2, r2
adr r1, #8
movs r0, #1
strb r2, [r1, #12]
movs r2, #12
movs r7, #4
svc #1
```

Listing 1: shellcode.s

```
ropper --file shellcode.s --asm S --arch ARMTHUMB
"\x52\x40\x02\xa1\x01\x20\x0a\x73\x0c\x22\x04\x27\x01\xdf"
```

Common Shellcodes - execve

Calls **execve** system call to spawn a shell

- setreuid make sure that priveleges are not dropped
- execve call /bin/sh

Common Shellcodes - reverse shell

Connects to an IP address and port and provides shell access

- socket create a socket
- connect connect to IP/PORT
- dup2 redirect stderr
- · dup2 redirect stdout
- · dup2 redirect stdin
- execve call /bin/sh

Common Shellcodes - bind shell

Bind a socket to port and provides shell access

- socket create a socket
- bind bind a socket to IP/PORT
- · listen listen on the created socket
- accept accept incoming connection
- dup2 redirect stderr
- dup2 redirect stdout
- · dup2 redirect stdin
- execve call /bin/sh

Lab

Craft shellcode that does the following things:

- · call setreuid
 - arg1 (ruid) root = 0
 - arg2 (euid) root = 0
- · call execve
 - · arg1 (command) pointer to command
 - · arg2 (args) 0
 - · arg3 (env) 0
- command "/bin/sh"



System Calls

syscall	r7	r0	r1		r2 11 14 11 15
sys_read	0x3	unsigned int fd	char *buf		size_t count
sys_write	0x4	unsigned int fd	const char	*buf	size_t count
sys_execve	0xb	const char *cmd	const char	*argv[]	const char envp[]
sys_setreuid	0xcb	uid_t ruid	uid_t euid	01590 001 93a02000	

https://w3challs.com/syscalls/?arch=arm_thumb

Stack-based Memory Corruptions

What is a buffer overflow? (1)

```
02477001 subset ri, ri, ri, ri
18011002 subset ri, ri, ri, ri
18011002 subset ri, ri, ri
28180002 sub ri, ri, ri
28180002 sub ri, ri, ri
28180002 suv ri, ri
28180003 str ri, [tp, rd]
28180000 str ri, [tp, rd]
28180000 bt 100100 str ri, [tp, rd]
281800000 bt 100100 str ri, [tp, rd]
```

```
void dosomething(char *msg){
    char buf[128];
    strcpy(buf, msg);
    puts(buf);
}

void main(int argc, char *argv[]){
    dosomething(argv[1]);
}
```

What is a buffer overflow? (2)

A buffer overflow condition exists when the program tries to write data into another buffer without checking if the data fits into the buffer.

A buffer overflow can occur on/in the:

- Stack
- Heap
- Data/BSS section

What is a buffer overflow? (3)

A buffer overflow condition exists when the program tries to write data into another buffer without checking if the data fits into the buffer.

A buffer overflow can occur on/in the:

- Stack
- · Heap
- Data/BSS section

How can a buffer overflow occur (1)

- Design issue in C/C++
- · No compiler-based boundary checks
- · Vulnerable functions
 - strcpy
 - · memcpy
 - · sprintf
 - · gets
 - · and more

How can a buffer overflow occur (2)

```
void dosomething(char *msg){
    char buf[128];
    strcpy(buf, msg);
    puts(buf);
}


void main(int argc, char *argv[]){
    dosomething(argv[1]);
}
```



How can a buffer overflow occur (3)

```
// vuln.c
#include <stdio.h>
void dosomething(char *msg){
    char buf[128];
   strcpy(buf, msg);
   puts(buf);
void main(int argc, char *argv[]){
   dosomething(argv[1]);
```


127 A's
./vuln AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA



How can a buffer overflow occur (4)


```
// vuln.c
#include <stdio.h>
void dosomething(char *msg){
    char buf[128];
   strcpy(buf, msg);
   puts(buf);
void main(int argc, char *argv[]){
    dosomething(argv[1]);
```

# more	than 132 A's	
./vuln	AAAAAAAAAAAAAAAAAAAAAAAAA	



How can a buffer overflow occur (5)

```
push {r11, lr}
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132
ldr r1, [r11, #-136]
mov r0, r3
bl
    0x10308 <strcpy@plt>
sub r3, r11, #132
mov r0, r3
    0x10314 <puts@plt>
bl
nop
sub sp, r11, #4
pop {r11, pc}
```



How can a buffer overflow occur (6)

```
push
     {r11, lr}
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132
ldr r1, [r11, #-136]
mov r0, r3
bl 0x10308 <strcpy@plt>
sub r3, r11, #132 @<- pc
mov r0, r3
    0x10314 <puts@plt>
bl
nop
sub sp, r11, #4
pop {r11, pc}
```

	•	•	•	
sp			٠	٠
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
		• • •	• • •	
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
r11 ➤	41	41	41	41
	•	٠		٠

	r0
	r1
	r2
	r3
	r4
	r5
	r6
	r7
	r8
	r9
	r1
0x7EFFFB48	r1
	r1
0x7EFFFABC	sp
	lr
0x00010404	рс
p 72, 40 lbeg r5, r5, #1	

How can a buffer overflow occur (7)

```
{r11, lr}
push
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132
ldr r1, [r11, #-136]
mov r0, r3
bl 0x10308 <strcpy@plt>
sub r3, r11, #132
mov r0, r3
    0x10314 <puts@plt>
bl
nop
sub sp, r11, #4
pop {r11, pc} @<- pc
```

		ela00002			
	•				
	41	41	41	41	
	41	41	41	41	
	41	41	41	41	
	41	41	41	41	
	41	41	41	41	
	41	41	41	41	
	41	41	41	41	
sp	41	41	41	41	
11 >	41	41	41	41	
		•		•	

	r0
	r1
	r2
	r3
	r4
	r5
	r6
	r7
	r8
	r9
	r16
0x7EFFFB48	r11
	r12
0x7EFFFB4C	sp
	lr
0x00010418	рс
p	

How can a buffer overflow occur (8)

```
push
     {r11, lr}
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132
ldr r1, [r11, #-136]
mov r0, r3
bl 0x10308 <strcpy@plt>
sub r3, r11, #132
mov r0, r3
    0x10314 <puts@plt>
bl
nop
sub sp, r11, #4
pop {r11, pc}
```

	•			٠
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
	41	41	41	41
p ➤				

	r
	r:
	r:
	r:
	r,
	r!
	r
	r
	r!
	r!
	r:
0x41414141	r:
	r:
0x7EFFFB44	sį
	lı
0x41414140	р
ip 12, 40 ibea r5. r5. 41	

How can it be abused (1)

Local variables, function arguments and stack metadata could be overwritten.

Possiblities:

- · Changing variables or arguments
- · Redirection of the program flow to another code location
- Execution of injected code

How can it be abused (2)

- 1. Determine the injection vector
- 2. Determine offset to pc
- 3. Place the shellcode in the buffer
- 4. Determine address of the buffer
- 5. Overwrite the return address with an address to the shellcode

How can it be abused - Injection Vector

```
C3477903 x100q 77, 77 *1
16417903 x100q 71, 77 *1
16417903 x100q 71, 71 *1
16517903 x100q 71 *1
16517904 x100q 71 *1
1
```


Injection vectors are the precise inputs that lead an application to code locations that suffer from buffer overflows.

How can it be abused - Offset (1)

It is necessary to determine the offset between the buffer and the return pointer.

Several possibilities:


- Reading/calculating the offset by using the values from the disassembly
- · Using a cyclic pattern



How can it be abused - Offset (2)

Reading/calculating the offset by using the values from the disassembly


```
strcpy(dst, src)
push
    {r11, lr}
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132
ldr r1, [r11, #-136]
mov r0, r3
                   @ first arg
bl 0x10308 <strcpy@plt>
sub r3, r11, #132
mov r0, r3
   0x10314 <puts@plt>
nop
sub sp, r11, #4
pop {r11, pc}
```



How can it be abused - Offset (3)

Reading/calculating the offset by using the values from the disassembly


```
strcpy(dst, src)
push
    {r11, lr}
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132 @ calc addr
ldr r1, [r11, #-136]
mov r0, r3 @ first arg
bl 0x10308 <strcpy@plt>
sub r3, r11, #132
mov r0, r3
   0x10314 <puts@plt>
nop
sub sp, r11, #4
pop {r11, pc}
```



How can it be abused - Offset (4)

Reading/calculating the offset by using the values from the disassembly

```
strcpy(dst, src)
push
    {r11, lr}
add r11, sp, #4
sub sp, sp, #136
str r0, [r11, #-136]
sub r3, r11, #132 @ <- offset</pre>
ldr r1, [r11, #-136]
mov r0, r3 @ first arg
bl 0x10308 <strcpy@plt>
sub r3, r11, #132
mov r0, r3
   0x10314 <puts@plt>
nop
sub sp, r11, #4
pop {r11, pc}
```



How can it be abused - Offset (5)

Using a cyclic pattern

- · Cyclic string
- · Every 4 byte block is unique
- Several tools
 - GFF
 - Metasploit
 - · pattern_create.rb
 - pattern_offset.rb
 - pwntools

\$ pattern_create.rb -l 100
Aa0Aa1Aa2Aa3Aa4Aa5Aa6Aa7Aa8Aa9Ab0Ab
1Ab2Ab3Ab4Ab5Ab6Ab7Ab8Ab9Ac0Ac1Ac2A
c3Ac4Ac5Ac6Ac7Ac8Ac9Ad0Ad1Ad2

```
$ pattern_offset.rb -q Ac9A
88
```

How can it be abused - Offset (6)

Using a cyclic pattern

\$ pattern_create.rb -l 300
Aa0Aa1Aa2Aa3Aa4Aa5Aa6Aa7Aa8Aa9Ab0Ab
1Ab2Ab3Ab4Ab5Ab6Ab7Ab8Ab9Ac0Ac1Ac2A
c3Ac4Ac5Ac6Ac7Ac8Ac9Ad0Ad1Ad2Ad3Ad4
Ad5Ad6Ad7Ad8Ad9Ae0Ae1Ae2Ae3Ae4Ae5Ae
6Ae7Ae8Ae9Af0Af1Af2Af3Af4Af5Af6Af7A
f8Af9Ag0Ag1Ag2Ag3Ag4Ag5Ag6Ag7Ag8Ag9
Ah0Ah1Ah2Ah3Ah4Ah5Ah6Ah7Ah8Ah9Ai0Ai
1Ai2Ai3Ai4Ai5Ai6Ai7Ai8Ai9Aj0Aj1Aj2A
j3Aj4Aj5Aj6Aj7Aj8Aj9Ak0Ak1Ak2A

\$./vuln Aa0Aa1Aa2Aa3A...Ak0Ak1Ak2A

\$ pattern_offset.rb -q 0x41653441
132


•	•	•	
41	61	30	41
61	31	41	61
32	41	61	33
41	61	34	41
38	41	64	39
41	65	30	41
65	31	41	65
32	41	65	33
41	65	34	41
•			
	10000	, ""	

How can it be abused - Buffer Address (1)

Problem: Stack addresses are not fixed

- · Different amount of environment variables
 - · Environment variables are at the top of the stack
 - Beginning of the stack depends on the amount of environment variables

How can it be abused - Buffer Address (2)



How can it be abused - Buffer Address (3)

Problem: Stack addresses are not fixed

- · Different amount of environment variables
 - · Environment variables are at the top of the stack
 - Beginning of the stack depends on the amount of environment variables
- Different distributions of Linux
 - · Start address can be different

How can it be abused - Buffer Address (4)

Problem: Stack addresses are not fixed

- · Different amount of environment variables
 - · Environment variables are at the top of the stack
 - Beginning of the Stack depends on the amount of environment variables
- · Different distributions of Linux
 - · Stack start address can be different

Solution: Putting a NOP sled in front of the shellcode

How can it be abused - What is a NOP sled

- · Required when an exact jump to shellcode not possible
- · Landing zone
- Meaningless instructions
 - · nop
 - · mov reg, reg
 - · mov r1, r1 x09x46

How can it be abused - Structure



How can it be abused - Buffer Address (4)

How to determine the address?

- Debugger
- · Core Dumps

sp points to the top of the previous stack frame. So it is possible to look for an address relative to sp. Any address of the NOP sled can be used.

e58d200 eb03cce e59d200				
b7ffe234	09	46	09	46
b7ffe238	09	46	09	46
b7ffe23c	09	46	09	46
b7ffe240	09	46	09	46
b7ffe2a8	C0	DE	C0	DE
b7ffe2ac	C0	DE	C0	DE
b7ffe2b0	C0	DE	C0	DE
b7ffe2b4	C0	DE	C0	DE
b7ffe2b8	41	41	41	41
sp →				

How can it be abused - Buffer Address (5)


- · NOPs are Thumb instructions
- The chosen address has to be odd (address+1)

Example:

Stack address	0xb7ffe240	
Return address	0xb7ffe241	

e58d200 eb03cce e59d200	٠	•		
b7ffe234	09	46	09	46
b7ffe238	09	46	09	46
b7ffe23c	09	46	09	46
b7ffe240	09	46	09	46
3380200			• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •
b7ffe2a8	C0	DE	C0	DE
b7ffe2ac	C0	DE	C0	DE
b7ffe2b0	C0	DE	C0	DE
b7ffe2b4	C0	DE	C0	DE
b7ffe2b8	41	41	41	41
sp →		٠	٠	

How can it be abused - Buffer Address (6)



Lab



BX SP Approach (1)

Disadvantages of the previous approach:

- · No fixed stack addresses
- Works only on one system (worst case)

Advantages of the **bx sp** approach:

- Fixed addresses (no ASLR)
- Works at least on the distribution with the same patch level (worst case)

BX SP Approach (2)





BX SP Approach (3)

Why bx sp?



BX SP Approach (4)

Why bx sp?

Where does **sp** point to after **pop** {**pc**}?



BX SP Approach (5)

Why bx sp?
Where does sp point to after pop {pc}?



BX SP Approach - How to find (1)

- In the application binary itself
- In any library used by the application
- · Opcode \x68\x47
- blx sp is also possible

```
ropper -f <elf_file> --opcode 6847
```

BX SP Approach - How to find (2)



- · Instruction encoding
- · Bits 8-10 are not used
- The behaviour is unpredictable if the values are different
- Most ARM CPUs do not interpret those bits
- $\cdot \x68-\x6f$ usable for bx sp

```
ropper -f <elf_file> --opcode 6?47
```

BX SP Approach - How to find (3)

Since libc.so is loaded into every process, this is a good place to look for bx sp

```
ropper -f libc.so.6 --opcode 6?47
...
0x0000a234: 6247;
0x0000bb44: 6f47;
0x000ad668: 6a47;
0x000b5494: 6447;
0x000c41f0: 6247;
0x000c4ce4: 6947;
...
```

BX SP Approach - How to find (4)

The base address of the **ELF** has to be added This address can be read from the mappings file in **/proc**.

The base address is: 0x76e62000

BX SP Approach - How to find (5)

```
12417002 subne r7, r7, s2
18811006 addhe r1, r1, r6
ed412001 subn r2, r1, r2
els00002 mov r0, r2
els01000 mov r1, s1
e8862808 str r2, [ap, 44]
e003ccel bl 100234
e003ccel bl 100234
```

```
ropper -f libc.so.6 --opcode 6?47 -I 0x76e62000
...
0x76e6c234: 6247;
0x76e6db44: 6f47;
0x76f0f668: 6a47;
0x76f17494: 6447;
0x76f261f0: 6247;
0x76f26ce4: 6947;
...
```

BX SP Approach - How to find (6)

```
12477602 subme 77, 77, 62
10611056 addme 77, 77, 62
10611050 subm 72, 71, 72
-1061050 mov 70, 72
-1061050 sur 71, 51
-65601050 str 72, [5p, 44]
-65601050 bt 106126
-65601050 lt 72, [5p, 44]
-61601050 mov 71, 51
-1061050 mov 71, 51
-1061050 mov 75, 70
```

```
ropper -f libc.so.6 --search 'bx sp' -a ARMTHUMB -I 0x76e62000
[INFO] Load gadgets from cache
[LOAD] loading... 100%
[LOAD] removing double gadgets... 100%
[INFO] Searching for gadgets: bx sp

[INFO] File: libc.so.6
0x76e6db44 (0x76e6db45): bx sp;
```

Lab




33002001	movec	

eXecute Never & ROP

XN - Introduction

- Introduced by AMD
 - NX No execute
- · ARM introduced XN with ARMv6
 - · XN eXecute Never
- Additional bit in page table entry
- · Known as
 - DEP
 - · XN/NX/XD
 - · W xor X



Introduction - Linux

- · Supported since 2004
 - Kernel 2.6.8
 - 32 bit with Physical Address Extension (PAE)
 - · All 64 bit versions
- Flag in ELF program/segment header

How to bypass

Using existing code is the mainly used approach

- ret2libc
- Return Oriented Programming (ROP)

How to bypass - ret2libc (1)

- · Use of existing functions of the application or of loaded libraries
- · No need of own shellcode
- · ROP light
 - · Different to x86
 - \cdot Registers have to be prepared with the arguments for the function

How to bypass - ret2libc (2)

Payload structure





How to bypass - ret2libc (3)

```
12477002 subne (7, r7, 82 )
12477002 subne (7, r7, 82 )
12412002 sub (2, r1, r2 )
12412002 sub (2, r1, r2 )
12412003 sub (2, r1, r2 )
12412004 sub (2, r1, r2 )
12412004 sub (2, r1, r1 )
125222004 sub (2, r1, r1 )
125222005 sub (2, r2, [rp, r4] )
125222005 sub (2, r2 )
125220
```

Let's assume the function add shall be called

Two arguments have to be placed in r0 and r1

```
void add(int a, int b){
   return a+b;
}
```

How to bypass - ret2libc (4)

Problem: How to place the arguments in those registers?

```
void add(int a, int b){
   return a+b;
}
```

How to bypass - ret2libc (5)

Problem: How to place the arguments in those registers?

Fix: Use a pop gadget, e. g. pop {r0, r1, pc}

```
ropper -f /lib/arm-linux-gnueabihf/libc.so.6 --search "pop {r0"
...
0x000d3aa0: pop {r0, r1, r2, r3, ip, lr}; bx ip;
0x0007753c: pop {r0, r4, pc};
```

How to bypass - ret2libc (6)

- pop instruction at line 4 is suitable
- · Value 0x000269c1 is just an offset
 - · libc is a shared library and can be mapped at any address
 - The base address of the .text segment has to be added to the offset

How to bypass - ret2libc (7)

The base address is: 0x76e889c1

How to bypass - ret2libc (2)

Payload structure



e1a05000	mov	15	, 10
	•		
	•		
Jui	nk		
0x76e8	3890	:1	
0×	4		
0×	5		
0xdead	dbee	ef	
addr t	оа	dd	
	•		

Lab



How to bypass - Return Oriented Programming (1)

- · Based on ret2libc
- Use of small pieces of code called gadgets
- · First used on x86 architecture
 - · Gadgets on x86 ends with ret
- On ARM, gadgets end with a branch or pop instruction
 - · bx <reg>
 - · blx <reg>
 - pop {reg1, reg2, ..., regN, pc}
- It is important that **pc** is restored/loaded at the end of a gadget
- Shellcode consists of addresses to gadgets, chain of gadgets
- · Each gadget is called by a branch or a pop of the previously gadget


```
str r1, [r3, #4]
bx lr
```

```
mov r0, #1
pop {r4, pc}
```


```
svc #0
pop {r4, pc}
```


How to bypass - Return Oriented Programming (3)


















Where to find gadgets?

- · At least at the end of each function
- · Possibility to find ARM and Thumb gadgets
 - · Higher possibiblity to find Thumb gadgets
 - · Easier to find a two-byte sequence

Several tools available:

- ropper
 - https://scoding.de/ropper
- ropgadget
 - https://github.com/JonathanSalwan/ROPgadget

- It is difficult to write a complete shellcode with ROP gadgets
- More common technique is to allocate new RWX memory and copy shellcode to it
- · Or make memory executable again
- After making memory executable or copying shellcode to executable memory, jump to it
- Two possibilities on GNU/Linux
 - · mprotect
 - · mmap

mprotect Approach

- mprotect needs three arguments
 - · Address of memory page
 - Size of memory
 - · Multiple of page size
 - Page size = 0x1000 (4k)
 - · Protection
 - RWX = 7
- · System call number is 0x7d



mprotect Approach

- System call mprotect requirements
 - r0 = stack address
 - r1 = size of memory
 - \cdot r2 = 7 (RWX)
 - \cdot r7 = 0x7d



How to set values in registers

pop {rX, pc} @ pops a value from the stack into rX

- · The value has to be below the address of the gadget
- Bad bytes can be a problem here, e. g. null byte

How to set values in registers Create 10 in r0

- · Add or subtract another number
- Put the result and the added or subtracted number in registers
- Look for a gadget that subtracts or adds those registers

value	0x0000000a
value to add	0x01010101
result	0x0101010b

adde elektricker		
addr of pop		
0101010b		
01010101		
addr of sub		

pop {r0, r1, pc}

sub r0, r0, r1 pop {pc}

How to set values in registers

Create 10 in r0

- · Set r0 to zero
- · Increment r0 ten times

```
eor r0, r0, r0
pop {pc}
```

```
add r0, r0, #1
pop {pc}
```

addr	of	eor
addr	of	add

How to set values in registers Create 10 in r0

- · Calculate the logical not of the number
- Put this value into r0
- · mvn the value into r0

```
pop {r0, pc}
```

```
mvn r0, r0, r0
pop {pc}
```



Lab



Address Space Layout Randomization

ASLR - Introduction

- Address Space Layout Randomization
- · Introduced 2005
 - · Kernel 2.6.12
- · All regions are randomized at application start
- Controllable with /proc/sys/kernel/randomize_va_space

	Description	e3520000 02455001 12455002	cmp subeq subne	r2, r5,
		10811006	addne	r1,
0	ASLR disabled			
1	Stack, Heap, VDSO, Libraries			
2	same as $oldsymbol{1}$ and additionally	brk()	memo	ry

Position Independent Executable

- · ELF executables do not make use of ASLR by default
 - · Segments are not randomized
- Executables have to be compiled as Position Independent Executable
- Libraries are always compiled as PIE

```
gcc -pie -fPIE <executable> <source>.c
```

Randomization

- · Addresses are not completely randomized
- · Basically, a randomized offset is added to a fixed base address
 - Libraries
 - Stack
 - · Heap

Randomization

	2.0	477 811 412
		800
Executable	Executable	Executable
• • • • • • • • • • • • • • • • • • • •	• • • •	a05
Library 1		
Library 2		Library 1
Library 3	Library 1	Library 2
Library 3	Library 2	Library 3
	Library 3	455 #05 #05
		911 462
		560

Bruteforce Approach

The main idea is to bruteforce the base address of a library that was used for rop gadgets

- Attempt different base addresses with the offset of the gadgets
- Only 12 bits are randomized; max. 4096 possibilities
- Several requirements:
 - The application has to fork
 - · The forked process uses the same addresses
 - The application must not crash



Lab



Information Leakage Approach

- Read memory with an information leak
- Another vulnerability is necessary
 - Format String
 - Integer Overflow
- Leak of pointers and calculating the image base

Thank You!

Cheatsheets

Registers

	10811006 20412002 21a00002	r0	
· Register size 32 bit	:1a0100a :58d2004	r1	
· r0 - r12 - General purpose	59d2004 1a0100a	r2	
· r11 - Frame Pointer	ela05000 ela00002	r3	
TII Trame Former		r4	
· r13 - Stack Pointer	=1841801 =1590001 9a000009	r5	
· r14 - Link Register	:0911006 33a02001 23a02000	r6	
		r7	
· r15 - Program Counter	32022001 3520000	r8	
· CPSR/APSR - Status register	12455001 12455002 10811006	r9	
• N - Negative condition	:0411009 :1850807 :affff18	r10	
· Z - Zero condition	:0455006 :1a0a826 :6ff9076	r11 (f	p)
· C - Carry condition	e3a0b001 eaffffc8	r12	
· V - oVerflow condition	33a02001 23a02000	r13 (s	p)
• E - Endianness state	e1560001 03a02000 32022001	r14 (l	r)
• T - Thumb state	3520000 02455001	r15 (p	c)

CPSR

Most common ARM instructions

			. elasissa mov ri sl
ADD	add	В	branch
SUB	subtract	BL	branch with link
MUL	mulitplication	ВХ	branch with exchange
AND	bitwise and	BLX	branch with link and exchange
EOR	exclusive or	MOV	move data
ORR	bitwise or	MVN	move bitwise not
LSL	logical shift left	LDR	load data
LSR	logical shift right	STR	store data
ASR	arithmetic shift right	LDM	load multiple
ROR	rotate right	STM	store multiple
СМР	compare	PUSH	push on stack
SVC	supervisor call	POP	pop from stack

Bitwise Instructions

		eb03cd56 bl 103490
Operation	Assembly	Simplified
bitwise AND	and r0, r1, #2	r0=r1 & 2
bitwise OR	orr r0, r1, r2	r0=r1 r2
bitwise XOR	eor r0, r1, r2	r0=r1 r̂2
bit clear	bic r0, r1, r2	r0=r1 & !r2
Move negative (NOT)	mvn r0, r2	r0=!r2

Arithmetic Instructions

Operation	Assembly	Simplified
Add	add r0, r1, #2	r0=r1 + 2
Add with carry	adc r0, r1, r2	r0=r1 + r2 + 1
Subtract	sub r0, r1, #2	r0=r1 - 2
Sub with carry	sbc r0, r1, r2	r0=(r1 - r2) IF NOT(carry) - 1
Reverse Sub	rsb r0, r1, #2	r0=2 - r1
Reverse Sub with carry	rsc r0, r1, r2	r0=(2 - 1) IF NOT(carry) - 1
Multiply	mul r0, r1, r2	r0=r1 * r2
Multiply and Accumulate	mla r0, r1, r2, r3	r0=r1 * (r2 + r3)

Pre- / Post-Indexed

```
ldr r2, [r0, #8]  @ load from r0+8
ldr r2, [r0, #8]!  @ load from r0+8 and change r0
ldr r2, [r0], #8  @ load from r0 and change r0 afterwards

str r2, [r0, r1]  @ store to r0+r1
str r2, [r0, r1]!  @ store to r0+r1 and change r0
str r2, [r0], r1  @ store to r0 and change r0 afterwards
```

gdb

attach <pid></pid>	attach to process			
run [args]	start the application			
break *0x100db	set a breakpoint at 0x100db	0, r2 0a490		
continue	continue the application after it	stops		
nexti	next instruction	9, rl 6f6c		
	w/o following bl and blx			
stepi	next instruction	9, r1		
	w/ following bl and blx			
x/10x \$sp	print 10 words starting from \$sp			
x/10i \$pc	print 10 instructions starting from \$pc			
info proc mappings	shows memory map	0, 15, 17, 6bdc		
set follow-fork-mode child	follow child process when fork	l, r6, #16		
set follow-fork-mode parent	follow parent process when fork	p, #1 6eb0		
	.0011000	1		

ropper - Commandline

	eb03cd56 bl 10a4
segments	show file segments
arch ARM	set the architecture to ARM
arch ARMTHUMB	set the architecture to ARMTHUMB
search " <string>"</string>	search for gadgets; e. gsearch pop
	search "mov r1"
opcode <opcode></opcode>	search for opcode; e. gopcode 6847
unset nx	disable xn

ropper - Interactive Console

e0090599 mul	r9, r9, r5		
load a file and load gadgets			
set the architecture to ARM			
set the architecture to ARMTHUMB			
search for gadgets; e. g. search pop	r2, #0 r2, r2, #1		
search mov r1			
set/reset the imagebase for the current file			
	set the architecture to ARM set the architecture to ARMTHUMB search for gadgets; e. g. search pop search mov r1		

gef

	elbadadi cuib ta' ti
vmmap	print virtual mappings of the running process
pattern create <number></number>	create a cyclic pattern
pattern search \$pc	looks for the offset
process-status	print information about the current process

Linux

	/1	7 /				10272
			e ¹	0911006	adds	rl, rl, r6

echo 0 >/proc/sys/kernel/randomize_va_space echo 2 >/proc/sys/kernel/randomize_va_space		disable ASLR enable ASLR		
Ralf Schaefer				