

CE-321L/CS-330L: Computer Architecture

RISC-V Pipelined Processor

Hiba Aiman Ali (09269) Iffat Fatima (09270) Javeria Nadeem (09271) Bushra Sadaf (09267)

Dr. Waseem Hasan, Ms. Maham Tabassum

29th November 2024

Contents

Introduction	3
1.1 Objective	3
Methodology	4
1.1.1 Sorting Algorithm	4
Tasks	6
2.1 Task 1	6
2.1.1 Single-Cycled RISC V Implementation	6
2.1.2 Changes made	6
2.1.3 Code and Waveform (Single Cycle Waveform)	7
2. 2 Task 2	8
2.2.1 Testing 5-Stage/Pipelined RISC V Processor for a Single Instruction	8
2.2.2 Changes made	8
2.2.3 Code and Testing	8
2.3 Task 3	10
2.3.1 Forwarding	10
2 3 2 Handling Data Hazards	11

2.3.3 Changes made	11
2.3.4 Code and Waveform	11
2.4 Task 4	12
2.4.1 Performance Comparison	12
2.4.2 Simulation Comparison	13
3.1 Challenges	13
3.2 Task Division	14
3.3 Conclusion	14
3.4 References	14
3.5 Appendix	15

Introduction

1.1 Objective

The main goal of this project was to make a 5-stage pipelined processor capable of running an array sorting algorithm. To achieve this, we will need to convert the single-cycle processor into a pipelined processor. The purpose is to improve the performance of a single-cycle processor by implementing pipelining and mitigating hazards through stalls and forwarding. Finally, we will compare the performance of both processors by calculating the speed-up in terms of execution time of both processors.

Methodology

1.1.1 Sorting Algorithm

We used the following Bubble Sort code to test our processor functionality:

```
1 li x10 0x100 # Base address of array, pointing to *a
                  # Length of the array
 2 li x11 5
 3 # Initializing array a=[1,3,5,4,2] and storing at base address x10
 4 li x25 1
 5 sw x25 0(x10)
 6 li x26 3
 7 sw x26 4(x10)
 8 li x27 5
 9 sw x27 8(x10)
10 li x28 4
11 sw x28 12(x10)
12 li x29 2
13 sw x29 16(x10)
14 bubble:
15 beq x10 x0 exit # If *a==null, exit
16 beg x11 x0 exit # If length==0, exit
17 li x12 0 # i=0 initialization
18 loop_1:
19 bge x12 x11 exit # If i>= length, exit outer-loop
20 add x13 x12 x0 # j=i
21 loop_2:
22 bge x13 x11 exit_inner # If j>=length, exit inner loop
23 slli x7 x12 2  # x7 = x12*4 for 4 byte int
                    # Add the offset(x7) and base address stored in x10 and store in x7
24 add x7 x10 x7
25 lw x5 0(x7)  # x5 = a[i]
26 slli x16 x13 2  # x16 = x13*4 for 4 byte int
                    # x5 = a[i]
27 add x16 x10 x16 # Add the offset(x16) and base address stored in x10 and store in x16
28 lw x24 0(x16) # x24=a[j]
29 bge x5 x24 not_swap # If a[i]>=a[j], skip swapping
30 mv x14 x5  # Temporary storage: tmp = x14 = a[i]
31 sw x24 0(x7)  # a[i] = a[j]
32 sw x14 0(x16)
                    # a[j] = temp
33 not_swap:
34 addi x13,x13,1 # j++ (incrementing j)
35 j loop_2  # Jump to inner loop
36 exit inner:
                      # Exit the inner loop
37 addi x12, x12, 1 # i++ (incrementing i)
38 j loop_1
                     # Jump to outer loop
39 exit:
```

Figure 1.1: Bubble Sort in Assembly

0x00000110	02	00	00	00
0x0000010c	04	00	00	00
0x00000108	05	00	00	00
0x00000104	03	00	00	00
0x00000100	01	00	00	00

Figure 1.2: Before Sorting

01	00	00	00
02	00	00	00
03	00	0.0	00
04	00	00	00
05	00	00	00
	02 03 04	02 00 03 00 04 00	02 00 00 03 00 00 04 00 00

Figure 1.3: After Sorting

Tasks

2.1 Task 1

2.1.1 Single-Cycled RISC V Implementation

We used the code of Single-Cycle Processor that we wrote in Lab 11 and modified it for the new instructions in our bubble sort code. We also had to fix it because it was not working properly at the time of submission, but they were fixed by tracing back the modules and fixing them.

2.1.2 Changes made

For slli instructions, we changed our existing ALU64 and ALU_Control with new cases for slli instructions. We also created a new Branch_Unit which supports beq and blt instructions. This new module handles the Zero control bit according to the type of branch instruction.

Furthermore, we also initialized some values in our Data_Memory to test our sorting algorithm. Finally, we called the Branch_Unit in our Top, connected all the appropriate wires and ran the Single Cycle to sort the array.

```
1 addi x11 x0 5
                       # Length of the array
 3 beq x11 x0 exit # If length==0, exit
                      # i=0 initialization
 4 addi x12 x0 0
 6 loop_1:
 7 bgt x12 x11 exit # If i>= length, exit outer-loop
 8 beq x12, x11, exit
 9 add x13 x12 x0
11 loop_2:
12 bgt x13 x11 exit_inner # If j>=length, exit inner loop
13 beq x13 x11 exit_inner
15 slli x7 x12 3  # x7 = x12*8 for 8 byte int
16 ld x5, 0(x7) # x5 = a[i]
18 slli x16 x13 3  # x16 = x13*8 for 8 byte int
19 ld x24, 0(x16)  # x24=a[j]
20 blt x5 x24 not_swap # If a[i]<=a[j], skip swapping
21 beq x5 x24 not_swap
23 addi x14 x5 0
                        # Temporary storage: tmp = x14 = a[i]
24 # Swapping:
25 sd x24 0(x7) # a[i] = a[j]
26 sd x14 0(x16) # a[j] = temp
28 not_swap:
29 addi x13,x13,1  # j++ (incrementing j)
30 beq x0 x0 loop_2  # Jump to inno
31 exit_inner:  # Exit the inner loop
                             # Jump to inner loop
32 addi x12, x12, 1  # i++ (incrementing i)
33 beq x0 x0 loop_1
                             # Jump to outer loop
34 exit:
```

Figure 2.1: Bubble sort that we used in our instruction memory (ld and sd giving errors since it is not supported by Venus Simulator)

2.1.3 Code and Waveform (Single Cycle Waveform)

Code can be found in the GitHub link attached in the Appendix.




Figure 2.2: Before Sorting




Figure 2.3: Process of Sorting (shows each iteration of the loop and how each value is being swapped until the whole array is swapped at 716 ns. This completes the bubble sort code in our Single-Cycle Processor)




Figure 2.4: After Sorting

2. 2 Task 2

2.2.1 Testing 5-Stage/Pipelined RISC V Processor for a Single Instruction

For task 2 our goal was to shift from a Single-Cycled Processor to a Pipelined one. We know the Pipelined Processor has five stages and utilizes four pipeline registers. To implement this, we created four new modules, one for each register.

2.2.2 Changes made

The following modules were created for implementing pipelining:

- IF ID
- ID EX
- EX MEM
- MEM WB

After creating the four pipeline registers, we called the modules in the Top module and added appropriate connections for these registers.

2.2.3 Code and Testing

Code can be found in the GitHub link attached in the Appendix.

We tested all different types of instructions to validate whether the pipelined processor is working as expected or not.

Tested instructions: add, sub, ld, sd, slli, beq, addi and blt.

```
integer i;
initial begin
for (i = 0; i < 31; i = i + 1)
    Registers[i] = 0; //initializing values as 0

Registers[12]=64'd12;
Registers[13]=64'd13;
Registers[14]=64'd14;
Registers[15]=64'd5;

end
assign r2=Registers[12];
assign r3=Registers[13];
assign r4=Registers[14];
assign r5=Registers[15];</pre>
```

Figure 2.5: Initialized the following values in our Register File for the following test cases

Test Case:

add x12 x13 x14 sub x12 x13 x14 slli x12 x14 3 addi x12 x0 1 ld x14 0(x0) sd x13 0(x0) beq x15 x15 exit addi x15 x0 2 exit: blt x13 x15 exit1 addi x13 x0 4 exit1:




Figure 2.6: Testcases waveform

2.3 Task 3

2.3.1 Forwarding

After Pipelining the processor, we started mitigating the different types of hazards, starting from data hazards. We took the help of Figure 4.55 in our Textbook and made the appropriate connections for the new inputs of our ALU64. Forwarding required two new modules, Mux_3x1 and Forwarding_Unit which included all the conditions to output Forward_A and Forward_B. These outputs became the select lines for our 3x1 Muxes.

While working on this, we encountered a third stall problem. The first two instructions after a given instruction were being mitigated and dealt with correctly through Forwarding but the third instruction was also causing a data hazard which should not have been the case. For solving this problem, we changed the Register_File by letting it write at a negedge clk instead of posedge. This new addition ensured write before read functionality. This update altogether eliminated the third instruction stall problem.

Test cases for checking forwarding:

- add x12, x13, x14
- addi x14, x12, 4
- sub x13, x14, x12

									14.000 ns					
Name	Value	0.000 ns	2.000 ns	4.000 ns	6.000 ns	8.000 ns	10.000 ns	12.000 ns	14.000 ns	16.000 ns	18.000 ns	20.000 ns	22.000 ns	24.000 ns
18 clk	1													
₩ reset	0													
> W Instruction[31:0]	X	15	107635	4589331	1086785203					and to	, ,	κ .		
> FC_out[63:0]	24		0	4	8	12	16	20	24	28	32	36	40	44
> SP PC_in[63:0]	28		4	8	12	16	20	24	28	32	36	40	44	48
> 16 r2[63:0]	27		103	12	10	<u> </u>	75			000	10	27		
> 10 r3[63:0]	13		55	** **	13	To the second	21 21			The State of the S		100	4	
> 168 r4[63:0]	31			N.	14		-	<u>'</u>			30		31	90
> 15 r5[63:0]	5								5					
> 10 opcode[6:0]	X	×	X	51	19	51	X					x		»I
> W array0[63:0]	8			-1					8	1				
> 😻 array1[63:0]	4			-				-	4					
> ■ array2[63:0]	5								5	5	0.	0.		
> W array3[63:0]	2		2.0		-		-		2	!				
> W array4[63:0]	7							1	7	, '		1		
> W ReadData[63:0]	X				_		-		X	(
> ** ReadData1[63:0]	X	0	*	13	12	14				1		×		
> W ReadData2[63:0]	X	0	*	14	0	12 27	1					x		
> 1 rs1[4:0]	X	x	X	13	12	14	1	-			20	x		
₩ rs2[4:0]	X	x	*	14	4	12	1			. J.		x		- I
₩ rd[4:0]	X	x		12	14	13	V					x		

Figure 2.9: No stalls required by forwarding the values

2.3.2 Handling Data Hazards

The main goal of task 3 was to eliminate all hazards into our processor and run the final bubble sort code in the completed Pipelined Processor.

2.3.3 Changes made

Moving onto mitigating Control Hazard and Load Use Data Hazard, we implemented a Hazard_Detection Unit for stalling the Processor when required. Hazard_Detection_Unit delays the clock cycle by preserving/ holding the same values of Program_Counter and IF_ID pipeline registers when it detects a load use data hazard. It also sets all control lines to 0 which takes care of all the pipeline registers above, basically performing a NOP (no operation).

Lastly, after a few tries we were also successful in implementing Flushing in our Processor which eliminates the Control Hazard in cases of Branch instructions being taken. We calculated the Branch_selection bit through Funct[2] and gave that input to the first three pipeline registers. Finally, we tested our bubble sort code and were successful in sorting the array in the Pipelined Processor.

2.3.4 Code and Waveform

Code can be found in the GitHub link attached in the Appendix.

Final Waveform:




Figure 2.10: Final Waveform

2.4 Task 4

2.4.1 Performance Comparison

The final task entailed the comparison of Single Cycle and Pipeline Cycle through Clock Cycles and Execution Time. To determine the execution time for both processors, we read off the time after the data values were completely sorted which marked the end of the sorting process. The calculation we did for comparing the performance and finding out the speed up is as follows:

Single Cycle processor:

```
Clock Cycle Time = 2 ns
Execution Time = 716 ns
Clock Cycles = Execution time / clock cycle time
= 716 / 2
= 358 cc
```

Pipelined processor:

```
Clock Cycle Time = single cycle clock time/5
= 1/5
= 0.2ns

Execution Time = 554ns

Clock Cycles = Execution time / clock cycle time
= 554 / 0.2
= 2770 cc
```

Note: (dividing by 5 since each instruction has now split up into 5 stages and takes 0.4ns each)

Speed Up:

```
Speed up = ExTimeSingleCycle / ExTimePipelined
= 716 / 554
= 1.29
```

Therefore, our Pipeline Processor is 1.29 times faster than the Single Cycle Processor.

716.935 ns Name Value 0.000 ns 200.000 ns 400.000 ns 600.000 ns 800.000 ns ₩ clk 1 ⊌ reset > W PC_out[63:0] 68 > 1 mux1out[63:0] 72 > W array0[63:0] 2 > W array1[63:0] > W array2[63:0] 5 > W array3[63:0] > 💖 array4[63:0] 8

2.4.2 Simulation Comparison

1476243

Figure 2.11: Single-Cycled execution




Figure 2.12: Pipeline execution time during last swap

3.1 Challenges

Task 1

> Instruction[31:0]

One of the challenges encountered while implementing task 1 was that, we knew what algorithm to implement for sorting, but implementing it in the instruction memory was causing confusions.

Task 2

For task 2, one challenge was that we faced issues with tracing back some of the registers and case sensitivity in terms of variable naming in the pipelining process but the main issue was even

if the module was giving proper outputs instead of Xs or Zs, we did not know how to verify those outputs which led to a lot of confusion.

Task 3

For task 3, we had switched devices, which was yet another issue since there issues vivado being able to configure the file and path issues.

3.2 Task Division

The general division for this project was as follows:

- Task $1 \rightarrow$ Iffat and Bushra
- Task 2 → Iffat, Bushra and Javeria
- Task $3 \rightarrow$ Javeria and Hiba
- Task $4 \rightarrow All$
- **Report** → Hiba and Javeria

3.3 Conclusion

We were successfully able to implement RISC-V-Pipeline-Processor with forwarding and hazard detection. From task 4 we can conclude that our RISCV pipelined processor performs 1.29 times better than the single cycle processor on bubble sort algorithm.

3.4 References

- Computer Architecture course Textbook
- Digital Design and Computer Architecture RISC-V Edition (Harris, Sarah, Harris, David)
- Computer Organization and design The hardware/software interface RISC -V Edition (David A.Patterson John L. Hennesy)
- PowerPoints provided by our instructors
- Venus

3.5 Appendix

Our final code can be found in the GitHub Repository given here.