

# Habib University Dhanani School of Science and Engineering



## EE/CS 371L/330L T1 Computer Architecture

Research Assistant: Abeera Farooq Alam

## Pipelined RISC-V Processor

by

Ifrah Chishti<sup>1</sup>, Adil Saleem<sup>2</sup>, Syeda Hoorain Imran<sup>3</sup>

April 23, 2025

---

<sup>1</sup>Student ID: 08351, Email: ic08351@st.habib.edu.pk

<sup>2</sup>Student ID: 08818, Email: as08818@st.habib.edu.pk

<sup>3</sup>Student ID: 08704, Email: si08704@st.habib.edu.pk

# Contents

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Single Cycle Processor: Sorting Implementation</b>	<b>2</b>
2.1	Assembly Program Overview . . . . .	2
2.2	Binary Translation . . . . .	3
2.3	Processor Configuration . . . . .	3
<b>3</b>	<b>Pipelining Enhancements</b>	<b>4</b>
3.1	Transition to Multi-Stage Design . . . . .	4
3.2	Encountered Issues . . . . .	4
3.3	Task 2: Waveforms . . . . .	4
<b>4</b>	<b>Hazard Mitigation Mechanisms</b>	<b>5</b>
4.1	Forwarding and Detection Logic . . . . .	5
4.2	Modules Introduced . . . . .	5
<b>5</b>	<b>Performance Evaluation</b>	<b>5</b>
<b>6</b>	<b>Challenges and Solutions</b>	<b>6</b>
<b>7</b>	<b>Conclusion</b>	<b>6</b>
<b>8</b>	<b>Github repository link</b>	<b>6</b>

# 1 Introduction

The primary goal of this project was to develop a custom processor using the RISC-V architecture to execute a sorting routine efficiently. Starting from a single-cycle processor architecture, the design was iteratively enhanced to support pipelining. This allowed for parallel instruction execution and performance improvements. The sorting algorithm used—bubble sort—was executed over an array stored in memory, highlighting the effect of architectural enhancements on runtime behavior.

## 2 Single Cycle Processor: Sorting Implementation

### 2.1 Assembly Program Overview

Listing 1: Bubble Sort Assembly Code

```
1 # Load array into memory at 0x100
2     lui x5, 0x0
3     addi x5, x5, 0x100      # x5 = 0x100 (base address)
4
5     li x6, 34
6     sw x6, 0(x5)
7
8     li x6, 12
9     sw x6, 4(x5)
10
11    li x6, 78
12    sw x6, 8(x5)
13
14    li x6, 23
15    sw x6, 12(x5)
16
17    li x6, 56
18    sw x6, 16(x5)
19
20    li x6, 9
21    sw x6, 20(x5)
22
23    li x6, 1
24    sw x6, 24(x5)
25
26    li x6, 45
27    sw x6, 28(x5)
28
29    # Start Bubble Sort
30    addi x20, x0, 0          # i = 0
31    addi x19, x0, 8          # n = 8 (number of elements)
32
33    outerloop:
34        beq x20, x19, outerexit # if i == n, done
35        addi x21, x0, 0          # j = 0
36
37    innerloop:
38        add x30, x20, x0
39        sub x30, x19, x30        # x30 = n - i
40        addi x30, x30, -1        # x30 = n - i - 1
41        beq x21, x30, innerexit # if j == n-i-1, inner loop done
42
```

```

43      slli x22, x21, 2          # x22 = j * 4 (offset)
44      add x28, x5, x22         # x28 = base + offset = &a[j]
45
46      lw x23, 0(x28)           # a[j]
47      lw x24, 4(x28)           # a[j+1]
48      blt x24, x23, bubblesort
49
50      addi x21, x21, 1          # j++
51      jal x0, innerloop
52
53 bubblesort:
54      sw x24, 0(x28)           # a[j] = a[j+1]
55      sw x23, 4(x28)           # a[j+1] = a[j]
56      addi x21, x21, 1          # j++
57      jal x0, innerloop
58
59 innerexit:
60      addi x20, x20, 1          # i++
61      jal x0, outerloop
62
63 outerexit:
64      # done

```

## 2.2 Binary Translation

Machine Code	Basic Code	Original Code
0x00000013	addi w8, w0, 0	addi w8, w0, 0 # to teach w8 offset
0x00000433	add w8, w0, w0	add w8, w0, w0 # i iterator (starts at 0)
0x00a00593	addi w11, w0, 10	addi w11, w0, 10 # loop bound n = 10
0x00b00683	beq w8, w11, 76	beq w8, w11, outerexit # if i == n, exit
0x00800ab3	add w29, w0, w8	add w29, w0, w8 # i iterator = i
0x000409b3	add w19, w8, w0	add w19, w8, w0
0x013989b3	add w19, w19, w19	add w19, w19, w19
0x013989b3	add w19, w19, w19	add w19, w19, w19 # w19 = 4*w8 (byte offset)
0x02b0e8e3	beq w29, w11, 44	beq w29, w11, innerexit # if j == n, inner loop done
0x001a8a93	addi w29, w29, 1	addi w29, w29, 1 # j++
0x00898993	addi w19, w19, 8	addi w19, w19, 8 # offset += 8
0x00092d03	lw w26, 0(w18)	lw w26, 0(w18) # load a[i]
0x0009a683	lw w27, 0(w19)	lw w27, 0(w19) # load a[j]
0x01b0d443	blt w26, w27, 8	blt w26, w27, bubblesort # if a[i] < a[j], swap
0x0e0004a3	beq w0, w0, -24	beq w0, w0, innerloop # else continue
0x01a002b3	add w5, w0, w26	add w5, w0, w26 # temp = a[i]
0x01b92023	sw w27, 0(w18)	sw w27, 0(w18) # a[i] = a[j]
0x0009a023	sw w5, 0(w19)	sw w5, 0(w19) # a[j] = temp
0x000000a3	beq w0, w0, -40	beq w0, w0, innerloop # restart inner
0x00140413	addi w8, w8, 1	addi w8, w8, 1 # i++
0x00898913	addi w18, w18, 8	addi w18, w18, 8 # offset += 8
0x0e0000a3	beq w0, w0, -72	beq w0, w0, outerloop # back to outer

Figure 1: Translated machine code for bubble sort

## 2.3 Processor Configuration

Using our existing components from earlier labs, including instruction memory, register file, ALU, and control logic, we created a functional single-cycle RISC-V processor. This processor was configured to simulate bubble sort on eight 64-bit integers stored at fixed memory locations. Memory initialization and waveform observation outputs were added for validation.

## 3 Pipelining Enhancements

### 3.1 Transition to Multi-Stage Design

To achieve instruction-level parallelism, pipeline registers were inserted between stages: IF/ID, ID/EX, EX/MEM, and MEM/WB. These intermediate buffers allowed each instruction to progress through different pipeline phases simultaneously.

### 3.2 Encountered Issues

In its initial form, the pipelined processor did not successfully complete sorting. This was traced to data hazards between dependent instructions, which caused incorrect execution due to outdated operand values.

### 3.3 Task 2: Waveforms




Figure 2: Task 2 waveforms: (1)




Figure 3: Task 2 waveforms: (2)




Figure 4: Task 2 waveforms: (3)

## 4 Hazard Mitigation Mechanisms

### 4.1 Forwarding and Detection Logic

To resolve incorrect behavior, forwarding units were added alongside hazard detection and pipeline flushing mechanisms. These components identified dependency issues and either forwarded data or stalled the pipeline as needed.

### 4.2 Modules Introduced

- `Hazard_Unit.v` – Monitors source-destination overlaps
- `Forwarding_Unit.v` – Enables bypass paths
- `Pipeline_Flush.v` – Clears intermediate states on branch
- Each pipe-lined register has its own module

## 5 Performance Evaluation

When comparing the non-pipelined and pipelined versions of the processor, the latter demonstrated enhanced throughput. Bubble sort execution time decreased from approximately 1000ns to 800ns due to overlapping instruction phases.




Figure 5: Task 3 unsorted values




Figure 6: Task 3 sorted values

## 6 Challenges and Solutions

Initially we faced issue with all values not being sorted and then later we had to debug the code to fix that so we have 7 sorted values.

## 7 Conclusion

The processor we built successfully transitioned from a single-cycle to a pipelined design capable of executing a sorting algorithm. The enhancements in architecture significantly improved performance and reliability. Overall, this project deepened our understanding of RISC-V pipelines, hazard management, and system-level debugging.

## 8 Github repository link

<https://github.com/IfrahC/RISC-V-Pipelined-Processor>