

Iftakhar Hakim Kaousar  
1705045

Q.

(c) YES

(1) We will get correct ADCH value. But, may get wrong ADCL value. As a result, resulting adc value may be  $[\text{correct adc value} - 3, \text{correct adc value} + 3]$ . Because, in 2 bit, maximum decimal 3 can be represented, so, resulting voltage is in range  $[V - 3 \times \text{step size}, V + 3 \times \text{step size}]$  where  $V = \text{voltage if we counted ADCL correctly}$ .

Here are 2 worst case. One when resulting adc value has ~~LSBs~~ last two bit 00 and actual adc value has last two bits 11. Other one is op. vice-versa.

(2) Here, for this ADMUX value,  
Reference voltage = 2.56V, right adjusted.

As  $\text{ADMUX}_{4 \dots 0} = 10000$

positive differential input = Input of ADC0 = 2V

negative differential input = Input of ADC1 = 1V

GAIN = 1

$$\therefore \text{ADC} = \left[ \frac{(2-1) \times (V_{\text{pos}} - V_{\text{neg}}) \times \text{Gain} \times 512}{V_{\text{REF}}} \right] = \left[ \frac{(2-1) \times 1 \times 512}{2.56} \right]$$
$$= (200)_{10}$$
$$= (11001000)_2$$