

CSE 315: Bonus Assignment

Submitted by:

Iftekhhar Hakim Kaowsar

ID - 1705045

Question:

Interface 80486 in such a way that there is 32k x 16 EPROMs starting from 80045H, 64k x 16 RAMs starting from 40045H, and 8 I/O devices connected at consecutive ports starting from 100458H.

EPROM Interfacing:


We will use 32k x 16 EPROMs. As 80486 has 32 data pins, we need to use 2 EPROMS.

80486 has 32 address pins and our selected EPROM has 15 address pins.

EPROMs address space is, [00080045H, 000A0044H].

However, to scale it properly, we will use a subtractor circuit (32 bit). The idea is to subtract 00000045H from the address.

Subtractor circuits block diagram is,



Here $D=A-B$;

isNeg=1, if $A < B$ (in unsigned interpretation)

isNeg=0, if $A \geq B$.

We need to use 2 EPROMs. As EPROM is read-only, we do not need to do banking. All 32 data pins will be read, and we may extract this later for reading certain bits.

Here X equals the result after subtracting 00000045H from the address. So, its valid range is [00080000H, 0009FFFFH].




Figure: 32k*16 EPROM interfacing with 80486

X31 - X20, X18, X17 must be 0.

X19 must be 1.

X16-X2 can be anything.

X must be non-negative too, after subtracting. So, isNeg should be 0.

This checking will be done by PLD to generate Chip Enable.

Here, PLD logic is,

$CE' = X31 \text{ or } X30 \text{ or } X29 \text{ or } X28 \text{ or } X27 \text{ or } X26 \text{ or } X25 \text{ or } X24 \text{ or } X23 \text{ or } X22 \text{ or } X21 \text{ or } (\text{not } X19) \text{ or } X18 \text{ or } X17 \text{ or } isNeg$

SRAM Interfacing:

We will use 64k x 16 RAMs. We need to use 2 such devices.

Its address space will be [00040045H, 00080044H].

Just like before, we will scale it by subtracting 00040045H from the address. Let the result be X. So, the valid range of X is [00000000H, 0003FFFFH].

Here, X2-X17 can be anything, this will be fed to SRAMs address pins.

X18-X31 is fixed. All of them must be 0.

X must not be negative after subtracting.

64k*16 SRAM specification: It has 16 address pins, 16 data pins. It has chip enable, read enable. It has upper byte enable (UB') and lower byte enable (LB'), to specify which byte we want to write to.

PLD logic is,

$CE' = X31 \text{ or } X30 \text{ or } X29 \text{ or } X28 \text{ or } X27 \text{ or } X26 \text{ or } X25 \text{ or } X24 \text{ or } X23 \text{ or } X22 \text{ or } X21 \text{ or } X20 \text{ or } X19 \text{ or } X18 \text{ or } (isNeg).$

WR3 = BE3 or MWTC

WR2 = BE2 or MWTC

WR1 = BE1 or MWTC

WR0 = BE0 or MWTC

Note that,

WR3 will be fed to left (high bank) RAM's UB'.

WR2 will be fed to left (high bank) RAM's LB'.

WR1 will be fed to right (low bank) RAM's UB'.

WR0 will be fed to right (low bank) RAM's LB'.




Figure: 64k*16 RAM interfacing with 80486

I/O interfacing:

8 I/O devices connected at consecutive ports starting from 100458H.

So, the range is [100458H, 10045FH].

So, only A2 differs.

$$A_{31} A_{30} \dots A_3 = 00000000000100000000010001011$$




Figure: 8 I/O devices interfacing with 80486

PLD logic,

$E1 = M/IO' \text{ or } (\text{not } D/C') \text{ or } A31 \text{ or } A30 \text{ or } A29 \text{ or } A28 \text{ or } A27 \text{ or } A26 \text{ or } A25 \text{ or } A24 \text{ or } A23 \text{ or } A22 \text{ or } A21 \text{ or } (\text{not } A20) \text{ or } A19 \text{ or } A18 \text{ or } A17 \text{ or } A16 \text{ or } A15 \text{ or } A14 \text{ or } A13 \text{ or } A12 \text{ or } A11 \text{ or } (\text{not } A10) \text{ or } A9 \text{ or } A8 \text{ or } A7 \text{ or } (\text{not } A6) \text{ or } A5 \text{ or } (\text{not } A4) \text{ or } (\text{not } A3) \text{ or } \mathbf{A2}$

$E2 = M/IO' \text{ or } (\text{not } D/C') \text{ or } A31 \text{ or } A30 \text{ or } A29 \text{ or } A28 \text{ or } A27 \text{ or } A26 \text{ or } A25 \text{ or } A24 \text{ or } A23 \text{ or } A22 \text{ or } A21 \text{ or } (\text{not } A20) \text{ or } A19 \text{ or } A18 \text{ or } A17 \text{ or } A16 \text{ or } A15 \text{ or } A14 \text{ or } A13 \text{ or } A12 \text{ or } A11 \text{ or } (\text{not } A10) \text{ or } A9 \text{ or } A8 \text{ or } A7 \text{ or } (\text{not } A6) \text{ or } A5 \text{ or } (\text{not } A4) \text{ or } (\text{not } A3) \text{ or } (\mathbf{\text{not } A2})$

[If PLD does not exist with 31 inputs and 2 outputs, we need to use 74LS32 to OR some of them first, then to feed the PLD]