



**Intel® Arc™ A-Series Graphics and Intel Data Center GPU Flex Series
Open-Source Programmer's Reference Manual
For the discrete GPUs code named "Alchemist" and "Arctic Sound-M"**

Volume 2d: Command Reference: Structures

March 2023, Revision 1.0



Notices and Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

Customer is responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exceptions that a) you may publish an unmodified copy and b) code included in this document is licensed subject to Zero-Clause BSD open source license (0BSD). You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Table of Contents

3DSTATE_BINDING_TABLE_POINTERS_BODY.....	1
3DSTATE_BLEND_STATE_POINTERS_BODY.....	2
3DSTATE_BTD_BODY	3
3DSTATE_BTD_CONSTANT_POINTER_BODY	6
3DSTATE_CC_STATE_POINTERS_BODY	7
3DSTATE_CLEAR_PARAMS_BODY	8
3DSTATE_CLIP_BODY.....	9
3DSTATE_CLIP_MESH_BODY.....	16
3DSTATE_CONSTANT_ALL_BODY	17
3DSTATE_CONSTANT_ALL_DATA.....	18
3DSTATE_CONSTANT(Body)	19
3DSTATE_CPS_POINTERS_BODY	22
3DSTATE_CPSIZE_CONTROL_BUFFER_BODY.....	23
3DSTATE_DEPTH_BOUNDS_BODY	29
3DSTATE_DS_BODY.....	30
3DSTATE_GS_BODY.....	38
3DSTATE_HIER_DEPTH_BUFFER_BODY.....	48
3DSTATE_HS_BODY.....	51
3DSTATE_INDEX_BUFFER_BODY	58
3DSTATE_MESH_CONTROL_BODY	60
3DSTATE_MESH_DISTRIB_BODY	63
3DSTATE_MESH_SHADER_BODY.....	65
3DSTATE_MESH_SHADER_DATA_BODY	72
3DSTATE_MULTISAMPLE_BODY.....	73
3DSTATE_PRIMITIVE_REPLICATION_BODY.....	75
3DSTATE_PS_BLEND_BODY.....	78
3DSTATE_PS_BODY	80
3DSTATE_PS_EXTRA_BODY	89
3DSTATE_PTBR_MARKER_BODY	94
3DSTATE_PTBR_TILE_SELECT_BODY	95
3DSTATE_RASTER_BODY.....	97
3DSTATE_SAMPLE_MASK_BODY	102



3DSTATE_SAMPLER_STATE_POINTERS_BODY.....	103
3DSTATE_SBE_BODY	104
3DSTATE_SBE_MESH_BODY	111
3DSTATE_SBE_SWIZ_BODY	112
3DSTATE_SCISSOR_STATE_POINTERS_BODY.....	114
3DSTATE_SF_BODY	115
3DSTATE_SO_BUFFER_INDEX_BODY	120
3DSTATE_STENCIL_BUFFER_BODY	122
3DSTATE_STREAMOUT_BODY	130
3DSTATE_TASK_CONTROL_BODY	134
3DSTATE_TASK_REDISTRIB_BODY	137
3DSTATE_TASK_SHADER_BODY	140
3DSTATE_TASK_SHADER_DATA_BODY	145
3DSTATE_TBIMR_TILE_PASS_INFO_BODY	146
3DSTATE_TE_BODY	148
3DSTATE_URB_ALLOC_DS_BODY.....	154
3DSTATE_URB_ALLOC_GS_BODY.....	156
3DSTATE_URB_ALLOC_HS_BODY	158
3DSTATE_URB_ALLOC_MESH_BODY	160
3DSTATE_URB_ALLOC_TASK_BODY	162
3DSTATE_URB_ALLOC_VS_BODY.....	164
3DSTATE_URB_DS_BODY.....	167
3DSTATE_URB_GS_BODY.....	168
3DSTATE_URB_HS_BODY	169
3DSTATE_URB_VS_BODY	170
3DSTATE_VF_BODY	172
3DSTATE_VF_COMPONENT_PACKING_BODY	173
3DSTATE_VF_INSTANCING_BODY.....	174
3DSTATE_VF_SGVS_2_BODY.....	176
3DSTATE_VF_SGVS_BODY	179
3DSTATE_VF_TOPOLOGY_BODY.....	181
3DSTATE_VFG_BODY	182
3DSTATE_VIEWPORT_STATE_POINTERS_CC_BODY	185
3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP_BODY	186

3DSTATE_VS_BODY	187
3DSTATE_WM_BODY	195
3DSTATE_WM_CHROMAKEY_BODY	199
3DSTATE_WM_DEPTH_STENCIL_BODY.....	200
3DSTATE_WM_HZ_OP_BODY	203
A16 Address Payload.....	209
A16 Address Payload SIMT8.....	210
A16 Address Payload SIMT16.....	211
A32 Address Payload.....	212
A32 Address Payload SIMT8.....	213
A32 Address Payload SIMT16.....	214
A32 Buffer Base Address Message Header Control.....	215
A32 Scaled Header Present Message Descriptor Control Field	216
A32 Sideband Scale and Offset Enable Message Descriptor Control Field	217
A64 Address Payload.....	218
A64 Address Payload SIMT1.....	219
A64 Address Payload SIMT16.....	220
A64 Data Size Message Descriptor Control Field.....	221
A64 Hword Block Message Header	222
A64 Hword Data Blocks Message Descriptor Control Field.....	223
A64 Oword Block Message Header.....	224
A64 Oword Data Blocks Message Descriptor Control Field.....	225
A64 Scaled Header Present Message Descriptor Control Field	226
AddrSubRegNum	227
Any Binding Table Index Message Descriptor Control Field	228
Atomic Float Binary Operation Message Descriptor Control Field	229
Atomic Float Operation Message Descriptor Control Field	230
Atomic Float Ternary Operation Message Descriptor Control Field.....	232
Atomic Half Float Binary Operation Message Descriptor Control Field.....	233
Atomic Integer Binary Operation Message Descriptor Control Field	234
Atomic Integer Operation Message Descriptor Control Field	235
Atomic Integer Ternary Operation Message Descriptor Control Field.....	236
Atomic Integer Unary Operation Message Descriptor Control Field.....	237
Audio Power State Format.....	238



AVC_MV_streamout_layout.....	239
AVC CABAC.....	242
AVC CAVLC.....	244
AVP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD	246
AVP_REF_LIST_ENTRY_OLD	247
Barrier Data Payload.....	248
BaseAddress4KByteAligned.....	249
Batch Buffer Stack Structure	250
Batch Stack Entry	251
BCS Hardware-Detected Error Bit Definitions.....	252
BINDING_TABLE_EDIT_ENTRY	253
BINDLESS_SHADER_RECORD	254
Bit Definition for Interrupt Control Registers - Media.....	255
BLEND_STATE_ENTRY.....	257
BLEND_STATE	261
Blitter Interrupt Vector	263
BLOCK Address Payload.....	264
Block Dimensions Message Header Control.....	265
Block Message Header	266
BR00 - BLT Opcode and Control	267
BR1 - Setup BLT Raster OP, Control, and Destination Offset.....	270
BR05 - Setup Expansion Background Color.....	273
BR06 - Setup Expansion Foreground Color	274
BR07 - Setup Blit Color Pattern Address Lower Order Address bits.....	275
BR09 - Destination Address Lower Order Address Bits.....	276
BR11 - BLT Source Pitch (Offset)	277
BR12 - Source Address Lower order Address bits.....	278
BR13 - BLT Raster OP, Control, and Destination Pitch.....	279
BR14 - Destination Width and Height.....	282
BR15 - Color Pattern Address Lower order Address bits	283
BR16 - Pattern Expansion Background and Solid Pattern Color.....	284
BR17 - Pattern Expansion Foreground Color	285
BR18 - Source Expansion Background and Destination Color	286
BR19 - Source Expansion Foreground Color	287

BR27 - Destination Higher Order Address	288
BR28 - Source Higher Order Address	289
BR29 - Color Pattern Higher Order Address	290
BR30 - Setup Blit Color Pattern Higher Order Address	291
BTI Extended Descriptor	292
Byte Masked Media Block Message Header	293
Byte Masked Media Block Message Header Control	294
CC_VIEWPORT	296
CCS Page Operation Message Descriptor Control Field	297
CCS Sector Operation Message Descriptor Control Field	298
Channel Mask Message Descriptor Control Field	299
Channel Mode Message Descriptor Control Field	300
Clear Color	301
Clock Gating Disable Format	303
COLOR_CALC_STATE	304
COLOR_PROCESSING_STATE - ACE State	306
COLOR_PROCESSING_STATE - PROCAMP State	312
COLOR_PROCESSING_STATE - STD/STE State	313
COLOR_PROCESSING_STATE - TCC State	324
Color Calculator State Pointer Message Header Control	329
Color Code Message Header Control	330
COMPRESSION_PAIR_BIT	331
ComputeCS Hardware-Detected Error Bit Definitions	332
Compute Engine Interrupt Vector	333
Context Descriptor Format	334
Context Status	338
CPS_STATE	340
CSC COEFFICIENT FORMAT	345
D8 Data Payload	346
D16 Data Payload	347
D32 Data Payload	348
D32 Data Payload SIMT8	349
D32 Data Payload SIMT16	350
D32 Two Source Atomic Payload	351



D32 Two Source SIMT8 Atomic Payload.....	352
D32 Two Source SIMT16 Atomic Payload.....	353
D64 Data Payload	354
D64 Data Payload SIMT16	355
D64 Two Source Atomic Payload.....	356
D64 Two Source SIMT8 Atomic Payload.....	357
D64 Two Source SIMT16 Atomic Payload.....	358
Data Port 0 Message Types.....	359
Data Port 1 Message Types.....	360
Data Port Bindless Surface Extended Message Descriptor	362
Data Size Message Descriptor Control Field.....	363
Depth Clear Value Format.....	364
Deptrh Clear Value Format	365
DirectOperand	366
Display Engine Render Response Message Definition	367
DUALSUBSLICE_HASH_TABLE_8x8.....	372
DUALSUBSLICE_HASH_TABLE_16x8.....	373
Dword Data Payload Register	374
Dword SIMD8 Atomic Operation CMPWR Message Data Payload	375
Dword SIMD8 Data Payload	376
Dword SIMD16 Atomic Operation CMPWR Message Data Payload	377
Dword SIMD16 Data Payload	378
Encoder Statistics Format	379
EU_INSTRUCTION_BASIC_ONE_SRC.....	383
EU_INSTRUCTION_BASIC_THREE_SRC	387
EU_INSTRUCTION_BASIC_TWO_SRC	392
EU_INSTRUCTION_BFN.....	397
EU_INSTRUCTION_BRANCH_ONE_SRC.....	401
EU_INSTRUCTION_BRANCH_TWO_SRC	404
EU_INSTRUCTION_DPAS_THREE_SRC	407
EU_INSTRUCTION_ILLEGAL.....	411
EU_INSTRUCTION_MATH.....	412
EU_INSTRUCTION_NOP	417
EU_INSTRUCTION_SEND	418

EU_INSTRUCTION_SYNC	424
Event Data Payload.....	426
ExMsgDesc.....	427
Extended Message Descriptor Render Target	428
Extended Message Descriptor - Sampling Engine	430
ExtendedMessageDescriptor-Sampling Engine Non-Bindless	431
Fence Address Payload.....	432
FFTID Message Header Control.....	433
Filter_Coefficient.....	434
Filter_Coefficients	435
Flat Extended Descriptor.....	436
FrameDeltaQp	437
FrameDeltaQpRange	438
Gamut_Expansion_Gamma_Correction.....	439
GGTT Entry	614
GPGPU_R0 Payload	615
GPGPU_R1 BTD Payload.....	617
GPGPU Inline Data Payload	618
GPGPU Local ID Payload	619
GraphicsAddress63-0.....	620
GTC Interrupt Bit Definition	621
GTTPM Interrupt Vector.....	623
GUC Interrupt Vector.....	624
G-Unit Interrupt Vector.....	625
Half Precision Dual Source SIMD8 Message Data Payload Register	626
Half Precision OM Replicated SIMD16 Render Target Data Payload	628
Half Precision OM S0A SIMD8 Render Target Data Payload.....	629
Half Precision OM S0A SIMD16 Render Target Data Payload.....	630
Half Precision OM SIMD8 Dual Source Render Target Data Payload.....	631
Half Precision OM SIMD8 Render Target Data Payload	632
Half Precision OM SIMD16 Render Target Data Payload	633
Half Precision OS OM S0A SIMD8 Render Target Data Payload.....	634
Half Precision OS OM SIMD8 Dual Source Render Target Data Payload.....	635
Half Precision OS OM SIMD8 Render Target Data Payload.....	636



Half Precision OS S0A SIMD8 Render Target Data Payload	637
Half Precision OS SIMD8 Dual Source Render Target Data Payload	638
Half Precision OS SIMD8 Render Target Data Payload	639
Half Precision OS SZ OM S0A SIMD8 Render Target Data Payload	640
Half Precision OS SZ OM SIMD8 Dual Source Render Target Data Payload	641
Half Precision OS SZ OM SIMD8 Render Target Data Payload	642
Half Precision OS SZ S0A SIMD8 Render Target Data Payload.....	643
Half Precision OS SZ SIMD8 Dual Source Render Target Data Payload.....	644
Half Precision OS SZ SIMD8 Render Target Data Payload.....	645
Half Precision Replicated Pixel Render Target Data Payload Register	646
Half Precision Replicated SIMD16 Render Target Data Payload	647
Half Precision S0A SIMD8 Render Target Data Payload	648
Half Precision S0A SIMD16 Render Target Data Payload	649
Half Precision SIMD8 Dual Source Render Target Data Payload	650
Half Precision SIMD8 Message Data Payload Register	651
Half Precision SIMD8 Render Target Data Payload	652
Half Precision SIMD16 Message Data Payload Register	653
Half Precision SIMD16 Render Target Data Payload.....	655
Half Precision SZ OM S0A SIMD8 Render Target Data Payload	656
Half Precision SZ OM S0A SIMD16 Render Target Data Payload	657
Half Precision SZ OM SIMD8 Dual Source Render Target Data Payload	658
Half Precision SZ OM SIMD8 Render Target Data Payload	659
Half Precision SZ OM SIMD16 Render Target Data Payload	660
Half Precision SZ S0A SIMD8 Render Target Data Payload.....	661
Half Precision SZ S0A SIMD16 Render Target Data Payload.....	662
Half Precision SZ SIMD8 Dual Source Render Target Data Payload.....	663
Half Precision SZ SIMD8 Render Target Data Payload	664
Half Precision SZ SIMD16 Render Target Data Payload	665
Hardware-Detected Error Bit Definitions.....	666
Hardware Status Page Layout	667
HCP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD	672
HCP_REF_LIST_ENTRY	673
HCP_TILE_POSITION_IN_CTB	675
HCP_TILE_POSITION_IN_CTB_MSB.....	676

HCP_WEIGHTOFFSET_CHROMA_ENTRY	678
HCP_WEIGHTOFFSET_CHROMA_EXT_ENTRY	680
HCP_WEIGHTOFFSET_LUMA_ENTRY	681
Header	682
Header Forbidden Message Descriptor Control Field	683
Header Present Message Descriptor Control Field	684
Header Required Message Descriptor Control Field	685
HEVC_ARBITRATION_PRIORITY	686
HEVC_VP9_RDOQ_LAMBDA_FIELDS	687
Hword 1 Block Data Payload	688
Hword 2 Block Data Payload	689
Hword 4 Block Data Payload	690
Hword 8 Block Data Payload	691
Hword Channel Mode Message Header Control	692
Hword Register Blocks Message Descriptor Control Field	693
Ignored Message Header	694
IndirectOperand	695
Inline Data Description for MFD_AVC_BSD_Object	696
Inline Data Description in MPEG2-IT Mode	704
Inline Data Description - VP8 PAK OBJECT	707
INTERFACE_DESCRIPTOR_DATA	714
INTERRUPT	720
Interrupt Source Report Format	722
Interrupt Status Report Page Format	724
Invalidate After Read Message Descriptor Control Field	727
JPEG	728
L1_CACHE_CONTROL	729
L3_FLUSH_ADDRESS_RANGE	730
LOD Message Address Payload Control	731
Lower Oword Block Data Payload	732
LRI Data Entry	733
MacroOperand	734
Manageability Engine Interrupt Vector	735
MEDIA_SURFACE_STATE	736



MEMORY_OBJECT_CONTROL_STATE	745
MemoryAddressAttributes	746
Merged Media Block Message Header Control	748
Message Descriptor - Render Target Write	750
Message Descriptor - Sampling Engine	752
MFD_MPEG2_BSD_OBJECT Inline Data Description	755
MFX_REFERENCE_PICTURE_BASE_ADDR	757
MPEG2	758
MSAA Sample Number Message Address Control	759
MsgDesc	760
Named Barrier State	762
No Event Data Payload	763
Normal Media Block Message Header	764
Normal Media Block Message Header Control	765
oMask Message Data Payload Register	767
OM Replicated SIMD16 Render Target Data Payload	769
OM S0A SIMD8 Render Target Data Payload	770
OM S0A SIMD16 Render Target Data Payload	771
OM SIMD8 Dual Source Render Target Data Payload	773
OM SIMD8 Render Target Data Payload	775
OM SIMD16 Render Target Data Payload	776
OS OM S0A SIMD8 Render Target Data Payload	778
OS OM SIMD8 Dual Source Render Target Data Payload	779
OS OM SIMD8 Render Target Data Payload	781
OS S0A SIMD8 Render Target Data Payload	782
OS SIMD8 Dual Source Render Target Data Payload	783
OS SIMD8 Render Target Data Payload	785
OS SZ OM S0A SIMD8 Render Target Data Payload	786
OS SZ OM SIMD8 Dual Source Render Target Data Payload	787
OS SZ OM SIMD8 Render Target Data Payload	789
OS SZ S0A SIMD8 Render Target Data Payload	790
OS SZ SIMD8 Dual Source Render Target Data Payload	791
OS SZ SIMD8 Render Target Data Payload	793
Oword 2 Block Data Payload	794

Oword 4 Block Data Payload	795
Oword 8 Block Data Payload	796
Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload	797
Oword Data Blocks Message Descriptor Control Field.....	799
Oword Data Payload Register	800
Oword Dual Data Blocks Message Descriptor Control Field.....	801
PD Entry	802
PDP Entry	805
Performance Counter Report Format 101b	808
Per Thread Scratch Space Message Header Control.....	811
PIXEL_HASH_TABLE_1BIT_32ENTRY	812
PIXEL_HASH_TABLE_1BIT_64ENTRY	813
PIXEL_HASH_TABLE_1BIT_128ENTRY	814
PIXEL_HASH_TABLE_2BIT_64ENTRY	815
PIXEL_HASH_TABLE_2BIT_128ENTRY	821
Pixel Sample Mask Render Target Message Header Control	832
POSTSYNC_DATA	833
PPHWSP_LAYOUT	835
Predicate Barrier Message Data Payload	841
PT Entry	842
Qword Data Payload Register	846
Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload	847
Qword SIMD8 Atomic Operation CMPWR Message Data Payload	848
Qword SIMD8 Atomic Operation Return Data Message Data Payload.....	849
Qword SIMD8 Data Payload	850
Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload.....	851
Qword SIMD16 Atomic Operation Return Data Message Data Payload.....	853
Qword SIMD16 Data Payload.....	854
Read-Only Data Port Message Types	855
Read Surface Info 32-Bit Address Payload	856
Read Surface Info Address Payload.....	857
Read Surface Info Data Payload.....	858
RENDER_SURFACE_STATE	860
Render Data Port Message Types	895



Render Engine Interrupt Vector	896
RenderTarget Index Message Header Control	897
RenderTarget Message Header	898
RenderTarget Message Header Control.....	900
RenderTarget Message Header Poly	902
Replicated Pixel Render Target Data Payload Register	903
Replicated SIMD16 Render Target Data Payload	904
Reversed SIMD Mode 2 Message Descriptor Control Field	905
SOA SIMD8 Render Target Data Payload	906
SOA SIMD16 Render Target Data Payload	907
SAMPLER_BORDER_COLOR_STATE	909
SAMPLER_INDIRECT_STATE_BORDER_COLOR.....	910
SAMPLER_INDIRECT_STATE.....	912
SAMPLER_STATE_8x8_AVSS.....	914
SAMPLER_STATE_8x8_AVSS_COEFFICIENTS	919
SAMPLER_STATE	922
Sampler Message Header	936
SCALER_COEFFICIENT_FORMAT	940
SCISSOR_RECT	941
Scratch Hword Block Message Header.....	943
SF_CLIP_VIEWPORT	944
SF_OUTPUT_ATTRIBUTE_DETAIL.....	946
SFC_8x8_AVSS_COEFFICIENTS	948
SFC_AVSS_CHROMA_COEFF_TABLE_BODY.....	951
SFC_AVSS_LUMA_COEFF_TABLE_BODY.....	953
SFC_AVSS_STATE_BODY	957
SFC_FRAME_START_BODY.....	960
SFC_HDR_STATE	961
SFC_HISTOGRAM_SURFACE.....	963
SFC_IEF_STATE_BODY	965
SFC_LOCK_BODY.....	975
SFC_STATE_BODY	977
SIMD1 Untyped BUFFER Surface 64-Bit Address Payload	1023
SIMD8 Bindless Thread Spawn Message.....	1024

SIMD8 Dual Source Render Target Data Payload	1025
SIMD8 LOD Message Address Payload Control	1026
SIMD8 Render Target Data Payload	1027
SIMD8 Trace Ray Message	1028
SIMD8 Typed Surface 32-Bit Address Payload.....	1030
SIMD8 Untyped BUFFER Surface 32-Bit Address Payload	1031
SIMD8 Untyped BUFFER Surface 64-Bit Address Payload	1032
SIMD8 Untyped SCRATCH Surface 32-Bit Address Payload.....	1033
SIMD8 URB Channel Mask Message Address Payload	1034
SIMD8 URB Offset Message Address Payload.....	1035
SIMD16 Bindless Thread Spawn Message.....	1036
SIMD16 Render Target Data Payload	1037
SIMD16 Trace Ray Message.....	1038
SIMD16 Typed Surface 16-Bit Address Payload	1040
SIMD16 Untyped BUFFER Surface 16-Bit Address Payload	1041
SID16 Untyped BUFFER Surface 32-Bit Address Payload.....	1042
SIMD16 Untyped BUFFER Surface 64-Bit Address Payload	1043
SIMD16 Untyped SCRATCH Surface 16-Bit Address Payload.....	1044
SIMD16 Untyped SCRATCH Surface 32-Bit Address Payload.....	1045
SIMD 32-Bit Address Payload Control	1046
SIMD 64-Bit Address Payload Control	1047
SIMD8 32-Bit Address Payload	1048
SIMD8 64-Bit Address Payload	1049
SIMD16 16-Bit Address Payload	1050
SIMD16 32-Bit Address Payload	1051
SIMD16 64-Bit Address Payload	1052
SIMD Mode 2 Message Descriptor Control Field	1053
SIMD Mode 3 Message Descriptor Control Field	1054
SLICE_HASH_TABLE.....	1055
SLICE_HASHING_TABLE_ENTRY.....	1056
SLM Block Message Header.....	1057
Slot Group 2 Message Descriptor Control Field.....	1058
Slot Group 3 Message Descriptor Control Field.....	1059
Slot Group Select Render Cache Message Descriptor Control Field	1060



SO_DECL	1061
SO_DECL_ENTRY	1063
Split_coding_unit_flags	1064
SplitBaseAddress4KByteAligned	1065
SplitBaseAddress64ByteAligned	1066
State Info Data Payload	1067
Stateless Binding Table Index Message Descriptor Control Field	1069
Stateless Block Message Header	1070
Stateless Surface Message Header	1071
Stateless Surface Pixel Mask Message Header	1072
Status Data Payload	1073
Stencil Message Data Payload Register	1074
Subset Atomic Integer Trinary Operation Message Descriptor Control Field	1075
Subset Reversed SIMD Mode 2 Message Descriptor Control Field	1076
Subset SIMD Mode 2 Message Descriptor Control Field	1077
Subset SIMD Mode 3 Message Descriptor Control Field	1078
Subspan Render Target Message Header Control	1079
Surface Binding Table Index Message Descriptor Control Field	1080
Surface Extended Descriptor	1081
Surface or Stateless Binding Table Index Message Descriptor Control Field	1082
Surface Pixel Mask Message Header	1083
SW Generated BINDING_TABLE_STATE	1084
SWSB	1085
SZ OM S0A SIMD8 Render Target Data Payload	1088
SZ OM S0A SIMD16 Render Target Data Payload	1089
SZ OM SIMD8 Dual Source Render Target Data Payload	1091
SZ OM SIMD8 Render Target Data Payload	1093
SZ OM SIMD16 Render Target Data Payload	1094
SZ S0A SIMD8 Render Target Data Payload	1096
SZ S0A SIMD16 Render Target Data Payload	1097
SZ SIMD8 Dual Source Render Target Data Payload	1099
SZ SIMD8 Render Target Data Payload	1101
SZ SIMD16 Render Target Data Payload	1102
TILE_RECT	1104

Timeout Data Payload	1105
U24_X8	1106
Untyped Write Channel Mask Message Descriptor Control Field	1107
Upper Oword Block Data Payload	1108
URB Channel Mask Payload Control	1109
URB Handle Message Header	1110
URB Handle Message Header Control	1111
VC1	1112
VCS Hardware-Detected Error Bit Definitions	1113
VD_CONTROL_STATE_BODY	1114
VEBOX_ACE_LACE_STATE	1115
VEBOX_ALPHA_AOI_STATE	1126
VEBOX_CAPTURE_PIPE_STATE	1128
VEBOX_CCM_STATE	1132
VEBOX_Ch_Dir_Filter_Coefficient	1136
VEBOX_CSC_STATE	1137
VEBOX_DNDI_STATE	1140
VEBOX_Filter_Coefficient	1163
VEBOX_FORWARD_GAMMA_CORRECTION_STATE	1164
VEBOX_FRONT_END_CSC_STATE	1172
VEBOX_GAMUT_CONTROL_STATE	1175
VEBOX_PROCAMP_STATE	1181
VEBOX_RGB_TO_GAMMA_CORRECTION	1182
VEBOX_STD_STE_STATE	1183
VEBOX_TCC_STATE	1198
VEBOX_VERTEX_TABLE_ENTRY	1204
VECS Hardware-Detected Error Bit Definitions	1205
VERTEX_BUFFER_STATE	1206
VERTEX_ELEMENT_STATE	1209
Vertical Line Stride Override Message Descriptor Control Field	1213
VF_PREEMPT(Body)	1214
VideoDecoder Interrupt Vector	1216
VideoEnhancement Interrupt Vector	1218
VP8 Encoder StreamOut Format	1219



WDBoxOAInterrupt Vector.....	1221
WD Interrupt Bit Definition.....	1222
Word Data Payload Register	1223
Word SIMD8 Atomic Operation CMPWR Message Data Payload	1225
Word SIMD8 Data Payload	1226
Word SIMD16 Atomic Operation CMPWR Message Data Payload	1227
Word SIMD16 Data Payload	1228

3DSTATE_BINDING_TABLE_POINTERS_BODY

3DSTATE_BINDING_TABLE_POINTERS_BODY						
DWord	Bit	Description				
0	31:21	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
20:5	Pointer to Binding Table <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[20:5] SW Generated BINDING_TABLE_STATE*256</td> </tr> <tr> <td colspan="2">Specifies the 32-byte aligned address of the binding table. The binding table absolute address is based on the addition of the Binding Table Pointer and Binding Table Pool Base Address.</td></tr> </table>	Format:	SurfaceStateOffset[20:5] SW Generated BINDING_TABLE_STATE*256	Specifies the 32-byte aligned address of the binding table. The binding table absolute address is based on the addition of the Binding Table Pointer and Binding Table Pool Base Address .		
Format:	SurfaceStateOffset[20:5] SW Generated BINDING_TABLE_STATE*256					
Specifies the 32-byte aligned address of the binding table. The binding table absolute address is based on the addition of the Binding Table Pointer and Binding Table Pool Base Address .						
4:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

3DSTATE_BLEND_STATE_POINTERS_BODY

3DSTATE_BLEND_STATE_POINTERS_BODY					
DWord	Bit	Description			
0	31:6	<p>Blend State Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:6]BLEND_STATE*8</td> </tr> </table> <p>Specifies the 64-byte aligned offset of the BLEND_STATE. This offset is relative to the Dynamic State Base Address.</p>	Format:	DynamicStateOffset[31:6]BLEND_STATE*8	
Format:	DynamicStateOffset[31:6]BLEND_STATE*8				
5:1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
0	<p>Blend State Pointer Valid</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if set, indicates that the BLEND_STATE pointer has changed and new state needs to be fetched.</p>	Format:	Enable		
Format:	Enable				

3DSTATE_BTD_BODY

3DSTATE_BTD_BODY																			
DWord	Bit	Description																	
0	31:7	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	6:5	<p>Dispatch Timeout Counter Extend</p> <p>These are bits[3:2] of the Dispatch Timeout Counter. Bit[1:0] are in [1:0] of this bitgroup. See description of values in bits [1:0]</p>																	
	4:3	<p>AMFS mode</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>normal mode [Default]</td> <td>AMFS shades unshaded texel blocks only, marks them as shaded, no special handling of out of memory condition other than setting indicator bit in CACHE_MODE1 bit[6]</td> </tr> <tr> <td>1h</td> <td>touch mode</td> <td>forces out of memory operation, AMFS marks unshaded texel blocks as touched, texel shader dispatch is disabled</td> </tr> <tr> <td>2h</td> <td>backfill mode</td> <td>AMFS shades only touched texel blocks, touched blocks get marked as shaded, originally unshaded and shaded are left unchanged</td> </tr> <tr> <td>3h</td> <td>fallback mode</td> <td>AMFS shades unshaded texel blocks only, marks them as shaded, special handling of out of memory condition. When AMFS runs out of scratch space, texels are not shaded. Instead, they are marked as "touched". AMFS also sets indicator bit in CACHE_MODE1 bit[6]</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>For backwards compatibility mode 0h acts the same as AMFS. Mode 1h can be also used for functional validation of out of memory fallback condition</p>	Format:	U2	Value	Name	Description	0h	normal mode [Default]	AMFS shades unshaded texel blocks only, marks them as shaded, no special handling of out of memory condition other than setting indicator bit in CACHE_MODE1 bit[6]	1h	touch mode	forces out of memory operation, AMFS marks unshaded texel blocks as touched, texel shader dispatch is disabled	2h	backfill mode	AMFS shades only touched texel blocks, touched blocks get marked as shaded, originally unshaded and shaded are left unchanged	3h	fallback mode	AMFS shades unshaded texel blocks only, marks them as shaded, special handling of out of memory condition. When AMFS runs out of scratch space, texels are not shaded. Instead, they are marked as "touched". AMFS also sets indicator bit in CACHE_MODE1 bit[6]
Format:	U2																		
Value	Name	Description																	
0h	normal mode [Default]	AMFS shades unshaded texel blocks only, marks them as shaded, no special handling of out of memory condition other than setting indicator bit in CACHE_MODE1 bit[6]																	
1h	touch mode	forces out of memory operation, AMFS marks unshaded texel blocks as touched, texel shader dispatch is disabled																	
2h	backfill mode	AMFS shades only touched texel blocks, touched blocks get marked as shaded, originally unshaded and shaded are left unchanged																	
3h	fallback mode	AMFS shades unshaded texel blocks only, marks them as shaded, special handling of out of memory condition. When AMFS runs out of scratch space, texels are not shaded. Instead, they are marked as "touched". AMFS also sets indicator bit in CACHE_MODE1 bit[6]																	
	2	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	1:0	<p>Dispatch Timeout Counter</p> <p>Force BTD child dispatches if dispatches do not happen naturally for number of clocks equal to the programmed timeout counter</p>																	

3DSTATE_BTD_BODY

Programming Notes																												
Concatenated Dispatch Timeout Counter_high [6:5], Dispatch Timeout Counter_low[1:0]																												
		0000 : 128 clocks 0001 : 256 clocks 0010 : 384 clocks 0011 : 512 clocks 0100 : 640 clocks 0101 : 768 clocks 0110 : 896 clocks 0111 : 1024 clocks 0100 : 1152 clocks 0101 : 1280 clocks 0110 : 1408 clocks 0111 : 1536 clocks 1100 : 1664 clocks 1101 : 1792 clocks 1110 : 1920 clocks 1111 : 2048 clocks																										
1..2	63:10	Memory Backed Buffer Base Pointer <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">GeneralStateOffset[63:10]</td> </tr> </table> <p>Specifies the 1k-byte aligned absolute address for memory backed buffer for use by BTD function.</p>	Format:	GeneralStateOffset[63:10]																								
Format:	GeneralStateOffset[63:10]																											
	9:3	Reserved																										
	2:0	Per DSS Memory Backed Buffer Size <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U3</td> </tr> </table> <p>Specifies the amount of memory in terms of bytes, for memory backed buffer to be used by each DSS. The driver must allocate enough contiguous space, pointed to by ray tracing HW function starting from Memory Backed Buffer Base Pointer and total size of number of DSS times the size programmed in this field.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0h</td> <td style="text-align: center; padding: 2px;">2KB</td> <td style="text-align: center; padding: 2px;">2k-bytes per DSS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1h</td> <td style="text-align: center; padding: 2px;">4KB</td> <td style="text-align: center; padding: 2px;">4k-bytes per DSS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">2h</td> <td style="text-align: center; padding: 2px;">8KB</td> <td style="text-align: center; padding: 2px;">8k-bytes per DSS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">3h</td> <td style="text-align: center; padding: 2px;">16KB</td> <td style="text-align: center; padding: 2px;">16k-bytes per DSS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">4h</td> <td style="text-align: center; padding: 2px;">32KB</td> <td style="text-align: center; padding: 2px;">32k-bytes per DSS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">5h</td> <td style="text-align: center; padding: 2px;">64KB</td> <td style="text-align: center; padding: 2px;">64k-bytes per DSS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">6h</td> <td style="text-align: center; padding: 2px;">128KB [Default]</td> <td style="text-align: center; padding: 2px;">128k-bytes per DSS</td> </tr> </tbody> </table>	Format:	U3	Value	Name	Description	0h	2KB	2k-bytes per DSS	1h	4KB	4k-bytes per DSS	2h	8KB	8k-bytes per DSS	3h	16KB	16k-bytes per DSS	4h	32KB	32k-bytes per DSS	5h	64KB	64k-bytes per DSS	6h	128KB [Default]	128k-bytes per DSS
Format:	U3																											
Value	Name	Description																										
0h	2KB	2k-bytes per DSS																										
1h	4KB	4k-bytes per DSS																										
2h	8KB	8k-bytes per DSS																										
3h	16KB	16k-bytes per DSS																										
4h	32KB	32k-bytes per DSS																										
5h	64KB	64k-bytes per DSS																										
6h	128KB [Default]	128k-bytes per DSS																										
		Programming Notes																										
		This field must be programmed to 6h i.e. memory backed buffer must be 128KB.																										

3DSTATE_BTD_BODY

3..4	63:32	Reserved			
		Access:	RO		
		Format:	MBZ		
	31:10	Scratch Space Buffer			
Format:		SurfaceStateOffset[27:6]			
Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address .					
Programming Notes					
<p>The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.</p> <p>(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)</p>					
9:7	Reserved				
	Access:	RO			
6:0	Reserved				
	Access:	RO			
	Format:	MBZ			

3DSTATE_BTD_CONSTANT_POINTER_BODY

3DSTATE_BTD_CONSTANT_POINTER_BODY				
DWord	Bit	Description		
0..1	63:0	<p>Constant Body</p> <table border="1"> <tr> <td>Format:</td> <td>3DSTATE_CONSTANT_ALL_DATA</td> </tr> </table> <p>Specifies the 64-byte aligned graphics address and length of constant data to be pushed as Texel Shader payload. The push constant payload and its length is common to all Texel Shader slots.</p>	Format:	3DSTATE_CONSTANT_ALL_DATA
Format:	3DSTATE_CONSTANT_ALL_DATA			

3DSTATE_CC_STATE_POINTERS_BODY

<u>3DSTATE_CC_STATE_POINTERS_BODY</u>					
DWord	Bit	Description			
0	31:6	<p>Color Calc State Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:6]COLOR_CALC_STATE</td> </tr> </table> <p>Specifies the 64-byte aligned offset of the COLOR_CALC_STATE. This offset is relative to the Dynamic State Base Address.</p>	Format:	DynamicStateOffset[31:6]COLOR_CALC_STATE	
Format:	DynamicStateOffset[31:6]COLOR_CALC_STATE				
5:1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
0	<p>Color Calc State Pointer Valid</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, the hardware will fetch the CC state. This bit is context saved and restored so the CC state is considered undefined once this bit is cleared due to the possibility of the CC state changing between context switches.</p>	Format:	Enable		
Format:	Enable				

3DSTATE_CLEAR_PARAMS_BODY

RenderCS - 3DSTATE_CLEAR_PARAMS_BODY						
DWord	Bit	Description				
0	31:0	<p>Depth Clear Value</p> <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT32</td> </tr> </table> <p>This field defines the clear value that will be applied to the depth buffer if the Depth Buffer Clear field is enabled. It is valid only if Depth Buffer Clear Value Valid is set.</p> <p>Programming Notes</p> <p>The clear value must be between the min and max depth values (inclusive) defined in the CC_VIEWPORT. If the depth buffer format is D32_FLOAT, then values must be limited to the range of +0.0f and 1.0f inclusive; values outside this range are reserved.</p>	Format:	IEEE_FLOAT32		
Format:	IEEE_FLOAT32					
1	31:1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	0	<p>Depth Clear Value Valid</p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>This field enables the Depth Clear Value. If clear, the depth clear value is obtained from interpolated depth of an arbitrary pixel of the primitive rendered with Depth Buffer Clear set in WM_STATE or 3DSTATE_WM. If set, the depth clear value is obtained from the Depth Clear Value field of this command.</p>	Format:	Boolean		
Format:	Boolean					

3DSTATE_CLIP_BODY

3DSTATE_CLIP_BODY													
DWord	Bit	Description											
0	31:21	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	20	Force User Clip Distance Cull Test Enable Bitmask <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field provides a work around override for the computation of SOL_INT::Render_Enable</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal</td> <td>Clip_INT::User Clip Distance Cull Test Enable Bitmask normally</td> </tr> <tr> <td>1h</td> <td>Force</td> <td>Forces Clip_INT::User Clip Distance Cull Test Enable Bitmask to use the value in 3DSTATE_CLIP:: User Clip Distance Cull Test Enable Bitmask</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Normal	Clip_INT::User Clip Distance Cull Test Enable Bitmask normally	1h	Force	Forces Clip_INT::User Clip Distance Cull Test Enable Bitmask to use the value in 3DSTATE_CLIP:: User Clip Distance Cull Test Enable Bitmask
Format:	Enable												
Value	Name	Description											
0h	Normal	Clip_INT::User Clip Distance Cull Test Enable Bitmask normally											
1h	Force	Forces Clip_INT::User Clip Distance Cull Test Enable Bitmask to use the value in 3DSTATE_CLIP:: User Clip Distance Cull Test Enable Bitmask											
	19	Vertex Sub Pixel Precision Select <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Selects the number of fractional bits maintained in the vertex data</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>8 Bit</td> <td>8 sub pixel precision bits maintained</td> </tr> <tr> <td>1h</td> <td>4 Bit</td> <td>4 sub pixel precision bits maintained</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	8 Bit	8 sub pixel precision bits maintained	1h	4 Bit	4 sub pixel precision bits maintained
Format:	U1												
Value	Name	Description											
0h	8 Bit	8 sub pixel precision bits maintained											
1h	4 Bit	4 sub pixel precision bits maintained											
	18	Early Cull Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to enable/disable the Early Cull function. When this bit is set triangles are checked if they are backface culled before proceeding through must clip function.</p> <p>Programming Notes</p> <p>Setting this bit must not impact functionality, this state only controls the performance of the must clip function.</p> <p>Vertex Sub Pixel Precision Select precision must be set to "8 bit" in order avoid precision issues.</p>	Format:	Enable									
Format:	Enable												
	17	Force User Clip Distance Clip Test Enable Bitmask <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field provides a work around override for the computation of SOL_INT::Render_Enable.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Normal</td> <td>Clip_INT:: User Clip Distance Clip Test Enable Bitmask normally</td> </tr> <tr> <td>1b</td> <td>Force</td> <td>Forces Clip_INT:: User Clip Distance Clip Test Enable Bitmask to use the value in 3DSTATE_CLIP::User Clip Distance Clip Test Enable Bitmask</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0b	Normal	Clip_INT:: User Clip Distance Clip Test Enable Bitmask normally	1b	Force	Forces Clip_INT:: User Clip Distance Clip Test Enable Bitmask to use the value in 3DSTATE_CLIP::User Clip Distance Clip Test Enable Bitmask
Format:	Enable												
Value	Name	Description											
0b	Normal	Clip_INT:: User Clip Distance Clip Test Enable Bitmask normally											
1b	Force	Forces Clip_INT:: User Clip Distance Clip Test Enable Bitmask to use the value in 3DSTATE_CLIP::User Clip Distance Clip Test Enable Bitmask											

3DSTATE_CLIP_BODY

	16	Force Clip Mode <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Enable</td></tr> </table> <p>This field provides a work around override for the computation of SOL_INT::Render_Enable.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th><th style="background-color: #e0e0ff; width: 10%;">Name</th><th style="background-color: #e0e0ff; width: 80%;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0b</td><td style="padding: 2px;">Normal</td><td style="padding: 2px;">Clip_INT::Clip Mode is computed normally.</td></tr> <tr> <td style="padding: 2px;">1b</td><td style="padding: 2px;">Force</td><td style="padding: 2px;">Forces Clip_INT::Clip Mode to use the value in 3DSTATE_CLIP::User Clip Mode.</td></tr> </tbody> </table>				Format:	Enable	Value	Name	Description	0b	Normal	Clip_INT::Clip Mode is computed normally.	1b	Force	Forces Clip_INT::Clip Mode to use the value in 3DSTATE_CLIP::User Clip Mode.					
Format:	Enable																				
Value	Name	Description																			
0b	Normal	Clip_INT::Clip Mode is computed normally.																			
1b	Force	Forces Clip_INT::Clip Mode to use the value in 3DSTATE_CLIP::User Clip Mode.																			
	15:12	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>				Access:	RO	Format:	MBZ												
Access:	RO																				
Format:	MBZ																				
	11:10	Clipper Statistics Enable <p>This bit controls whether Clip-unit-specific statistics register(s) can be incremented.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th><th style="background-color: #e0e0ff; width: 10%;">Name</th><th style="background-color: #e0e0ff; width: 30%;">Description</th><th style="background-color: #e0e0ff; width: 50%;">Programming Notes</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00h</td><td style="padding: 2px;">Disable</td><td style="padding: 2px;">CL_INVOCATIONS_COUNT cannot increment</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">01h</td><td style="padding: 2px;">Increment by one</td><td style="padding: 2px;">CL_INVOCATIONS_COUNT can increment</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">02h</td><td style="padding: 2px;">Increment by two</td><td style="padding: 2px;"> This is added as part of the Native Rectlist support. CL_INVOCATIONS_COUNT is incremented by two for the rectlist primitives. When this bit is set, Rectlist primitive flows through CL unit similar to the other 3D primitives, except HW clipping is not supported for Rectlist. CL unit also passes this state information to downstream WM to rasterize subpixel aligned rectlist. </td><td style="padding: 2px;"> The compiler and user-mode driver must determine when it is safe to use rectlist, i.e. replacing a triangle pair with a rectangle yields the same result. When safe, SW will use a GS that has been modified to: Output the three vertices needed for the rectangle. Use an Output Topology' of rectlist. The basic conditions to enable the optimization are: The geometry shader outputs precisely 0 or 4 vertices, which form a rectangle. The interpolated output values of the rectangles fourth implicit vertex must match the triangle pairs fourth explicit vertex. Because of differences in rasterization rules between rectangles and triangles on existing HW, SW must also ensure that: wireframe are disabled. Must clip is disabled(rather not supported) While the latter conditions are simple checks, the former poses an issue since SW must program the output topology before executing the draw. While limiting the optimization to known safe cases, additional restrictions are required. The compiler must detect certain conditions in </td></tr> </tbody> </table>				Value	Name	Description	Programming Notes	00h	Disable	CL_INVOCATIONS_COUNT cannot increment		01h	Increment by one	CL_INVOCATIONS_COUNT can increment		02h	Increment by two	This is added as part of the Native Rectlist support. CL_INVOCATIONS_COUNT is incremented by two for the rectlist primitives. When this bit is set, Rectlist primitive flows through CL unit similar to the other 3D primitives, except HW clipping is not supported for Rectlist. CL unit also passes this state information to downstream WM to rasterize subpixel aligned rectlist.	The compiler and user-mode driver must determine when it is safe to use rectlist, i.e. replacing a triangle pair with a rectangle yields the same result. When safe, SW will use a GS that has been modified to: Output the three vertices needed for the rectangle. Use an Output Topology' of rectlist. The basic conditions to enable the optimization are: The geometry shader outputs precisely 0 or 4 vertices, which form a rectangle. The interpolated output values of the rectangles fourth implicit vertex must match the triangle pairs fourth explicit vertex. Because of differences in rasterization rules between rectangles and triangles on existing HW, SW must also ensure that: wireframe are disabled. Must clip is disabled(rather not supported) While the latter conditions are simple checks, the former poses an issue since SW must program the output topology before executing the draw. While limiting the optimization to known safe cases, additional restrictions are required. The compiler must detect certain conditions in
Value	Name	Description	Programming Notes																		
00h	Disable	CL_INVOCATIONS_COUNT cannot increment																			
01h	Increment by one	CL_INVOCATIONS_COUNT can increment																			
02h	Increment by two	This is added as part of the Native Rectlist support. CL_INVOCATIONS_COUNT is incremented by two for the rectlist primitives. When this bit is set, Rectlist primitive flows through CL unit similar to the other 3D primitives, except HW clipping is not supported for Rectlist. CL unit also passes this state information to downstream WM to rasterize subpixel aligned rectlist.	The compiler and user-mode driver must determine when it is safe to use rectlist, i.e. replacing a triangle pair with a rectangle yields the same result. When safe, SW will use a GS that has been modified to: Output the three vertices needed for the rectangle. Use an Output Topology' of rectlist. The basic conditions to enable the optimization are: The geometry shader outputs precisely 0 or 4 vertices, which form a rectangle. The interpolated output values of the rectangles fourth implicit vertex must match the triangle pairs fourth explicit vertex. Because of differences in rasterization rules between rectangles and triangles on existing HW, SW must also ensure that: wireframe are disabled. Must clip is disabled(rather not supported) While the latter conditions are simple checks, the former poses an issue since SW must program the output topology before executing the draw. While limiting the optimization to known safe cases, additional restrictions are required. The compiler must detect certain conditions in																		

3DSTATE_CLIP_BODY

				the associated vertex and geometry shaders. For VS: The one and only input is the vertex_id Only outputs xy coordinates For GS: Outputs a maximum of four vertices (dcl_maxout 4) Unconditionally outputs four vertices or none at all The UMD must store two versions of the GS, with and without the optimization. At draw time, the UMD will use the optimized GS only when: Using a VS and GS that were identified by the compiler The draw type is DrawInstancedIndirect Depth/stencil writes are disabled Blending is enabled and the blend state for all render targets is: o BlendOp D3D10_DDI_BLEND_OP_ADD o SrcBlend/DestBlend D3D10_DDI_BLEND_ONE o SrcBlendAlpha/DestBlendAlpha D3D10_DDI_BLEND_ONE With native rectlist support, the extra requirements are eliminated. SW can always apply the optimization since all the necessary conditions can be detected at compile time. This eliminates the need to store two versions of the shader and perform multiple draw-time state checks. The UMD simply needs to set the state bit in CL to treat this special rectlist different from the control.				
	03h	Reserved						
9 Reserved								
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>				Access:	RO	Format:	MBZ	
Access:	RO							
Format:	MBZ							
8 Reserved								
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>				Access:	RO	Format:	MBZ	
Access:	RO							
Format:	MBZ							

3DSTATE_CLIP_BODY

	7:0	User Clip Distance Cull Test Enable Bitmask					
		<table border="1"> <tr> <td>Format:</td><td>Enable[8]</td></tr> </table>	Format:	Enable[8]			
Format:	Enable[8]						
This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.							
1	31	Clip Enable					
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable						
Specifies whether the Clip function is enabled or disabled (pass-through).							
30	API Mode						
	Controls the definition of the NEAR clipping plane						
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>OGL</td><td>NEAR VP boundary == 0.0 (NDC)</td></tr> </tbody> </table>	Value	Name	Description	0h	OGL	NEAR VP boundary == 0.0 (NDC)
Value	Name	Description					
0h	OGL	NEAR VP boundary == 0.0 (NDC)					
29	Reserved						
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
28	Viewport XY Clip Test Enable						
	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable				
Format:	Enable						
This field is used to control whether the Viewport X, Y extents [-1,1] are considered in VertexClipTest.							
If both the Guardband and Viewport XY ClipTest are DISABLED, all vertices are considered "visible" with respect to the XY directions.							
27	27	Reserved					
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO						
Format:	MBZ						
26	26	Guardband Clip Test Enable					
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable			
Format:	Enable						
This field is used to control whether the Guardband X, Y extents are considered in VertexClipTest for non-point objects. If the Guardband ClipTest is DISABLED but the Viewport XY ClipTest is ENABLED, ClipDetermination operates as if the Guardband were coincident with the Viewport. If both the Guardband and Viewport XY ClipTest are DISABLED, all vertices are considered "visible" with respect to the XY directions.							
25:24	Reserved						
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
23:16	23:16	User Clip Distance Clip Test Enable Bitmask					
		<table border="1"> <tr> <td>Format:</td><td>Enable[8]</td></tr> </table>	Format:	Enable[8]			
Format:	Enable[8]						
This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made.DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.							

3DSTATE_CLIP_BODY																															
	15:13	Clip Mode This field specifies a general mode of the CLIP unit, when the CLIP unit is ENABLED.																													
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>NORMAL</td><td colspan="2">Trivial Accept objects are passed down the pipeline, Must Clip objects Clipped in the Fixed Function Clipper HW, Trivial Reject and BAD objects are discarded</td></tr> <tr> <td>1h</td><td>Reserved</td><td colspan="2"></td></tr> <tr> <td>2h</td><td>Reserved</td><td colspan="2"></td></tr> <tr> <td>3h</td><td>REJECT_ALL</td><td colspan="2">All objects are discarded</td></tr> <tr> <td>4h</td><td>ACCEPT_ALL</td><td colspan="2">All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.</td></tr> <tr> <td></td><td>5h-7h</td><td colspan="2">Reserved</td></tr> </tbody> </table>		Value	Name	Description		0h	NORMAL	Trivial Accept objects are passed down the pipeline, Must Clip objects Clipped in the Fixed Function Clipper HW, Trivial Reject and BAD objects are discarded		1h	Reserved			2h	Reserved			3h	REJECT_ALL	All objects are discarded		4h	ACCEPT_ALL	All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.			5h-7h	Reserved	
Value	Name	Description																													
0h	NORMAL	Trivial Accept objects are passed down the pipeline, Must Clip objects Clipped in the Fixed Function Clipper HW, Trivial Reject and BAD objects are discarded																													
1h	Reserved																														
2h	Reserved																														
3h	REJECT_ALL	All objects are discarded																													
4h	ACCEPT_ALL	All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.																													
	5h-7h	Reserved																													
	12:10	Reserved																													
		<table border="1"> <tr> <td>Access:</td><td colspan="3">RO</td></tr> <tr> <td>Format:</td><td colspan="3">MBZ</td></tr> </table>		Access:	RO			Format:	MBZ																						
Access:	RO																														
Format:	MBZ																														
	9	Perspective Divide Disable																													
		<table border="1"> <tr> <td>Format:</td><td colspan="3">Disable</td></tr> </table> <p>This field disables the Perspective Divide function performed on homogeneous position read from the URB. This feature can be used by software to submit pre-transformed "screen-space" geometry for rasterization. This likely requires the W component of positions to contain "rhw" (aka 1/w) in order to support perspective-correct interpolation of vertex attributes. Likewise, the X, Y, Z components will likely be required to be X/W, Y/W, Z/W. Note that the device does not support clipping when perspective divide is disabled. Software must specify CLIPMODE_ACCEPT_ALL whenever it disables perspective divide. This implies that software must ensure that object positions are completely contained within the "guardband" screen-space limits imposed by the SF unit (e.g., by clipping in CPU SW before submitting the objects).</p>			Format:	Disable																									
Format:	Disable																														
	8	Non-Perspective Barycentric Enable																													
		<table border="1"> <tr> <td>Format:</td><td colspan="3">Enable</td></tr> </table> <p>This field enables computation of non-perspective barycentric parameters in the clipper, which are sent to SF unit in the must clip case. This field must be enabled if any non-perspective interpolation modes are used in pixel shader.</p>			Format:	Enable																									
Format:	Enable																														
		<table border="1"> <tr> <td colspan="5" style="text-align: center;">Programming Notes</td></tr> <tr> <td colspan="5">This field must be set whenever Enable bits 3 or 4 or 5 of 3DSTATE_WM:Barycentric Interpolation Mode is set. This indicates that one of the Non-perspective barycentric interpolation modes are used.</td></tr> <tr> <td colspan="5">This field must be set if the 3DSTATE_PS_EXTRA:Pixel Shader Requires Non-Perspective Bary Plane Coefficients is set.</td></tr> </table>		Programming Notes					This field must be set whenever Enable bits 3 or 4 or 5 of 3DSTATE_WM:Barycentric Interpolation Mode is set. This indicates that one of the Non-perspective barycentric interpolation modes are used.					This field must be set if the 3DSTATE_PS_EXTRA:Pixel Shader Requires Non-Perspective Bary Plane Coefficients is set.																	
Programming Notes																															
This field must be set whenever Enable bits 3 or 4 or 5 of 3DSTATE_WM:Barycentric Interpolation Mode is set. This indicates that one of the Non-perspective barycentric interpolation modes are used.																															
This field must be set if the 3DSTATE_PS_EXTRA:Pixel Shader Requires Non-Perspective Bary Plane Coefficients is set.																															

3DSTATE_CLIP_BODY

	7:6	Reserved										
		Access: RO										
		Format: MBZ										
	5:4	Triangle Strip/List Provoking Vertex Select										
		Format: U2										
		enumerated type										
		This field selects which vertex of a triangle (in a triangle strip or list primitive) is considered the "provoking vertex".										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">0</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">1</td></tr> <tr> <td style="text-align: center;">2h</td><td style="text-align: center;">2</td></tr> <tr> <td style="text-align: center;">3h</td><td style="text-align: center;">Reserved</td></tr> </tbody> </table>	Value	Name	0h	0	1h	1	2h	2	3h	Reserved
Value	Name											
0h	0											
1h	1											
2h	2											
3h	Reserved											
	3:2	Line Strip/List Provoking Vertex Select										
		Format: U2										
		enumerated type										
		This field selects which vertex of a line (in a line strip or list primitive) is considered the "provoking vertex".										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">0</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">1</td></tr> <tr> <td style="text-align: center;">2h</td><td style="text-align: center;">Reserved</td></tr> <tr> <td style="text-align: center;">3h</td><td style="text-align: center;">Reserved</td></tr> </tbody> </table>	Value	Name	0h	0	1h	1	2h	Reserved	3h	Reserved
Value	Name											
0h	0											
1h	1											
2h	Reserved											
3h	Reserved											
	1:0	Triangle Fan Provoking Vertex Select										
		Format: U2										
		enumerated type										
		This field selects which vertex of a triangle (in a triangle fan primitive) is considered the "provoking vertex".										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">0</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">1</td></tr> <tr> <td style="text-align: center;">2h</td><td style="text-align: center;">2</td></tr> <tr> <td style="text-align: center;">3h</td><td style="text-align: center;">Reserved</td></tr> </tbody> </table>	Value	Name	0h	0	1h	1	2h	2	3h	Reserved
Value	Name											
0h	0											
1h	1											
2h	2											
3h	Reserved											

3DSTATE_CLIP_BODY

2	31:28	Reserved	
		Access:	RO
	27:17	Format:	MBZ
		Minimum Point Width	
	16:6	Format:	U8.3
		This value is used to clamp read-back PointWidth values.	
	5	Maximum Point Width	
		Format:	U8.3
	This value is used to clamp read-back PointWidth values.		
	4	Force Zero RTA Index Enable	
		Format:	Enable
	If set, the Clip unit will ignore the read-back RTAIndex and operate as if the value 0 was read-back. If clear, the read-back value is used.		
	3:0	Reserved	
		Access:	RO
		Format:	MBZ
	3:0	Maximum VP Index	
		Format:	U4-1
	This field specifies the maximum valid VPIndex value, corresponding to the number of active viewports. If the source of the VPIndex exceeds this maximum value, a VPIndex value of 0 is passed down the pipeline. Note that this clamping does not affect a VPIndex value stored in the URB.		

3DSTATE_CLIP_MESH_BODY

3DSTATE_CLIP_MESH_BODY - 3DSTATE_CLIP_MESH_BODY						
DWord	Bit	Description				
0	31:17	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	16	Primitive Header Enable <table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> </table> <p>If set and 3DSTATE_MESH_CONTROL::MeshShaderEnable is also set, the Clipper will read back the Primitive Header data stored in the Mesh URB Entry (MUE) for each primitive object processed. If clear and 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, the Clipper will proceed as if the Primitive Header contained all zero values. If 3DSTATE_MESH_CONTROL::MeshShaderEnable is clear, this field is ignored.</p>	Format:	Boolean		
Format:	Boolean					
	15:8	User Clip Distance Clip Test Enable Bitmask <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, this field provides the User Clip Distance Clip Test Enable Bitmask used by the Clipper.</p>	Format:	U8		
Format:	U8					
	7:0	User Clip Distance Cull Test Enable Bitmask <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, this field provides the User Clip Distance Cull Test Enable Bitmask used by the Clipper.</p>	Format:	U8		
Format:	U8					

3DSTATE_CONSTANT_ALL_BODY

3DSTATE_CONSTANT_ALL_BODY			
DWord	Bit	Description	
0	255:0	Constant Body Format:	3DSTATE_CONSTANT_ALL_DATA[4]

3DSTATE_CONSTANT_ALL_DATA

3DSTATE_CONSTANT_ALL_DATA				
DWord	Bit	Description		
0..1	63:5	<p>Pointer To Constant Buffer</p> <table border="1"> <tr> <td>Format:</td> <td>VIRTUAL_ADDR[63:5]</td> </tr> </table> <p>The value of this field is the virtual address of the location of the push constant buffer.</p> <p>Programming Notes</p> <p>Constant buffers must be allocated in linear (not tiled) graphics memory.</p>	Format:	VIRTUAL_ADDR[63:5]
Format:	VIRTUAL_ADDR[63:5]			
<p>Constant Buffer Read Length</p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <p>Programming Notes</p> <ul style="list-style-type: none"> • The sum of the read length fields for all pointers must be less than or equal to the size of 64 • Zero means there no data to fetch for this buffer pointer. 	Format:	U5		
Format:	U5			

3DSTATE_CONSTANT(Body)

3DSTATE_CONSTANT(Body)				
DWord	Bit	Description		
0	31:16	<p>Constant Buffer 1 Read Length</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <p>Programming Notes</p> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 1. If disabled, the Pointer to Constant Buffer 1 must be programmed to zero. 	Format:	U16
Format:	U16			
15:0	<p>Constant Buffer 0 Read Length</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <p>Programming Notes</p> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 0. If disabled, the Pointer to Constant Buffer 0 must be programmed to zero. 	Format:	U16	
Format:	U16			
1	31:16	<p>Constant Buffer 3 Read Length</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <p>Programming Notes</p> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 3. If disabled, the Pointer to Constant Buffer 3 must be programmed to zero. 	Format:	U16
Format:	U16			
15:0	<p>Constant Buffer 2 Read Length</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>This field specifies the length of the constant data to be loaded from memory in 256-bit units.</p> <p>Programming Notes</p> <ul style="list-style-type: none"> The sum of all four read length fields must be less than or equal to the size of 64 Setting the value of the register to zero will disable buffer 2. If disabled, the Pointer to Constant Buffer 2 must be programmed to zero. 	Format:	U16	
Format:	U16			

3DSTATE_CONSTANT(Body)

2..3	63:5	Pointer To Constant Buffer 0		
		<table border="1"> <tr> <td>Format:</td><td>VIRTUAL_ADDR[63:5]</td></tr> </table>	Format:	VIRTUAL_ADDR[63:5]
Format:	VIRTUAL_ADDR[63:5]			
Description				
<p>The value of this field is the virtual address of the location of the push constant buffer 0. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] == [47].</p>				
<p>The value of this field is the virtual address of the location of the push constant buffer. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] == [47].</p>				
Programming Notes				
<p>Constant buffers must be allocated in linear (not tiled) graphics memory.</p>				
4..5	63:5	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
4..5	63:5	Pointer To Constant Buffer 1		
		<table border="1"> <tr> <td>Format:</td><td>VIRTUAL_ADDR[63:5]</td></tr> </table>	Format:	VIRTUAL_ADDR[63:5]
Format:	VIRTUAL_ADDR[63:5]			
<p>This field points to the location of Constant Buffer 1.</p>				
<p>If gather constants are enabled This field is an offset of constant Buffer1 from the Gather Pool BASE ADDRESS.</p>				
<p>If gather constants is disabled, the value of this field is the virtual address of the location of the push constant buffer. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] == [47].</p>				
Programming Notes				
<p>Constant buffers must be allocated in linear (not tiled) graphics memory.</p>				
4..7	63:5	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
6..7	63:5	Pointer To Constant Buffer 2		
		<table border="1"> <tr> <td>Format:</td><td>VIRTUAL_ADDR[63:5]</td></tr> </table>	Format:	VIRTUAL_ADDR[63:5]
Format:	VIRTUAL_ADDR[63:5]			
<p>The value of this field is the virtual address of the location of the push constant buffer 2. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] == [47].</p>				
Programming Notes				
<p>Constant buffers must be allocated in linear (not tiled) graphics memory.</p>				

3DSTATE_CONSTANT(Body)

	4:0	Reserved		
		Access: RO		
		Format: MBZ		
8..9	63:5	Pointer To Constant Buffer 3 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">VIRTUAL_ADDR[63:5]</td> </tr> </table> <p>The value of this field is the virtual address of the location of the push constant buffer 3. GraphicsAddress [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] == [47].</p>	Format:	VIRTUAL_ADDR[63:5]
Format:	VIRTUAL_ADDR[63:5]			
		Programming Notes		
		Constant buffers must be allocated in linear (not tiled) graphics memory.		
	4:0	Reserved		
		Access: RO		
		Format: MBZ		

3DSTATE_CPS_POINTERS_BODY

3DSTATE_CPS_POINTERS_BODY						
DWord	Bit	Description				
0	31:5	<p>Coarse Pixel Shading State Array Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:5]</td> </tr> </table> <p>Specifies the 32-byte aligned address offset of the array of CPS_STATE states. Each CPS_STATE in the array corresponds to a Viewport index in the range [0..15]. SW must program all the CPS_STATES in the array corresponding to valid Viewport indices.</p> <p>This offset is relative to the Dynamic State Base Address.</p> <p>When 3DSTATE_PS:Pixel Shader Is Per Coarse Pixel is not set, HW does not fetch or depend on any CPS pointers to be valid.</p> <p>The hardware might not order pixels across viewports if multiple CPS_STATE entries map any(x,y) to different CPsizes.</p>	Format:	DynamicStateOffset[31:5]		
Format:	DynamicStateOffset[31:5]					
	4:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY																	
DWord	Bit	Description															
0	31:29	<p>Surface Type</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>1h</td> <td>SURFTYPE_2D</td> <td>Defines a 2-dimensional map or array of maps</td> </tr> <tr> <td>2h, 3h, 4h, 5h, 6h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>7h</td> <td>SURFTYPE_NULL</td> <td>Defines a null surface</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>If CPS mode with input buffer is enabled with 1D render target, CPCB surface type needs to be set to 2D surface type and height set to 1. For this case only, the Surface Type of the CPCB can be 2D while the Surface Type of the render target(s) are 1D, representing an exception to a programming note above.</p>	Value	Name	Description	0h	Reserved		1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps	2h, 3h, 4h, 5h, 6h	Reserved		7h	SURFTYPE_NULL	Defines a null surface
Value	Name	Description															
0h	Reserved																
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps															
2h, 3h, 4h, 5h, 6h	Reserved																
7h	SURFTYPE_NULL	Defines a null surface															
	28:26	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	25	<p>Lossless Compression Enable</p> <p>if enabled, indicates that lossless Compression is Enabled on this surface (i.e. using CCS)</p>															
	24:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	17	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	16:0	<p>Surface Pitch</p> <table border="1"> <tr> <td>Format:</td> <td>U17-1</td> </tr> <tr> <td colspan="2">For Tile4 and Tile64 surfaces, the range is dependent on the Cu parameter (refer to <i>Memory Data Formats</i> section for the definition of the Cu parameter depending on the case). The range in bytes is $[2^{Cu}-1, 262143] \rightarrow [(2^{Cu})B, 256KB] = [1 \text{ tile}, 256KB/(2^{Cu}) \text{ tiles}]$</td> </tr> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> <tr> <td>[7Fh,1FFFFh]</td> <td></td> <td>corresponding to [128B, 256KB] also restricted to a multiple of 128B</td> </tr> </table>	Format:	U17-1	For Tile4 and Tile64 surfaces, the range is dependent on the Cu parameter (refer to <i>Memory Data Formats</i> section for the definition of the Cu parameter depending on the case). The range in bytes is $[2^{Cu}-1, 262143] \rightarrow [(2^{Cu})B, 256KB] = [1 \text{ tile}, 256KB/(2^{Cu}) \text{ tiles}]$		Value	Name	Description	[7Fh,1FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B					
Format:	U17-1																
For Tile4 and Tile64 surfaces, the range is dependent on the Cu parameter (refer to <i>Memory Data Formats</i> section for the definition of the Cu parameter depending on the case). The range in bytes is $[2^{Cu}-1, 262143] \rightarrow [(2^{Cu})B, 256KB] = [1 \text{ tile}, 256KB/(2^{Cu}) \text{ tiles}]$																	
Value	Name	Description															
[7Fh,1FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B															

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY

		Programming Notes									
		<p>The pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].</p> <p>The minimum pitch should be calculated as per the formula given below.</p> <p><i>The minimum pitch should be calculated based on Cu, Cv, W.</i></p> <p><i>The Cu, Cv are the tile constants and W is the aligned width adjusted for MSAA.</i></p> <p><i>to get the Cu, Cv, W values and Calculations.</i></p> <p><i>Then use this for pitch formula :</i></p> <p><i>Minimum_pitch = (ceiling((W₀* pixel_size) / (1 « Cu)) *(1 « Cu)) 1 ; //W₀is the aligned width for the largest LOD (i.e LOD 0)</i></p> <p><i>(1 « Cu) = tile width in bytes</i></p> <p><i>(1 « Cv) = tile height in lines</i></p> <p><i>Pixel_size = 1 (for STC CPCB)</i></p>									
1..2	63:0	<p>Surface Base Address</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">GraphicsAddress[63:0]</td> </tr> </table> <p>This field specifies address of the buffer in mapped Graphics Memory. Graphics Address [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] = [47].</p>	Format:	GraphicsAddress[63:0]							
Format:	GraphicsAddress[63:0]										
		<p style="text-align: center;">Programming Notes</p> <p>If the surface is tiled, the base address must conform to the Per-Surface Tiling Alignment. If the buffer is linear, the surface must be 64-byte aligned.</p> <p>If the buffer is linear, the surface must be 64-byte aligned.</p>									
3	31	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
30:17	<p>Height</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U14-1</td> </tr> </table> <p>This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th style="width: 40%;">Description</th> <th style="width: 30%;">Exists If</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td>Legal Range</td> <td>Height of surface - 1 (y/v dimension)</td> <td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td> </tr> </tbody> </table>	Format:	U14-1	Value	Name	Description	Exists If	[0,16383]	Legal Range	Height of surface - 1 (y/v dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')
Format:	U14-1										
Value	Name	Description	Exists If								
[0,16383]	Legal Range	Height of surface - 1 (y/v dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')								
<p style="text-align: center;">Programming Notes</p> <p>The Height of this buffer must be the same as the</p> <ol style="list-style-type: none"> 1. Height of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or this buffer surf_type are SURFTYPE_NULL <p>Although width is programmed in terms of lines in the screen space, HW assumes that CPCB buffer allocation uses the following height: $\text{ceil}(3DSTATE_CPSIZE_CONTROL_BUFFER_BODY:Height/8)}$. Therefore, all Y coordinates in HW are divided by 8 before computing the tiled address.</p>											

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY													
	16	Reserved											
		Access:		RO									
		Format:		MBZ									
	15	Reserved											
		Access:		RO									
		Format:		MBZ									
	14:1	Width											
		Format:		U14-1									
		This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels.											
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr> </thead> <tbody> <tr> <td>[0,16383]</td><td>Legal Range</td><td>Width of surface - 1 (x/u dimension)</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td></tr> </tbody> </table>				Value	Name	Description	Exists If	[0,16383]	Legal Range	Width of surface - 1 (x/u dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')
Value	Name	Description	Exists If										
[0,16383]	Legal Range	Width of surface - 1 (x/u dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')										
		<p style="text-align: center;">Programming Notes</p> <p>The width computed in terms of bytes based on this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to Height.</p> <ol style="list-style-type: none"> 1. The Width of this buffer must be the same as the Width of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or this buffer surf_typeare SURFTYPE_NULL <p>Although width is programmed in terms of elements in the screen space, HW assumes that CPCB buffer allocation uses the following width: $\text{ceil}(3DSTATE_CPSIZE_CONTROL_BUFFER_BODY:Width/8)$. Therefore, all X coordinates in HW are divided by 8 before computing the tiled address.</p>											
	0	Reserved											
		Access:		RO									
		Format:		MBZ									
	4	31	Reserved										
			Access:		RO								
			Format:		MBZ								
		30:20	Depth										
			Format:		U11-1								
			This field specifies the total number of levels for a volume texture or the number of array elements allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level.										

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY

		Value	Name	Description	Exists If
		[0,2047]	Legal Range	Number of array elements - 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')
Programming Notes					
The Depth of this buffer must be the same as 1. The Depth of the render target(s) (defined in SURFACE_STATE). 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless Depth buffer surf_type is SURFTYPE_NULL					
19	Reserved			Access:	RO
				Format:	MBZ
18:8	Minimum Array Element			Format:	U11
		For 2D Surfaces: This field indicates the minimum array element that can be accessed as part of this surface. The delivered array index is added to this field before being used to address the surface. For Other Surfaces This field is ignored			
		Value	Name	Description	Exists If
		[0,2047]	SURFTYPE_2D	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_1D' Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')	
Programming Notes					
Minimum array element of this buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or this buffer surf_type are SURFTYPE_NULL					
7	Reserved			Access:	RO
				Format:	MBZ
6:0	CPSIZE_Control Buffer Object Control State			Format:	MEMORY_OBJECT_CONTROL_STATE
		Specifies the memory object control state (MOCS) for the buffer.			
5	31:30	Tiled Mode		For CPCB Surfaces: This field specifies the tiled mode. For other surfaces: This field is ignored.	
		Value	Name	Description	
		3h	Tile4	4KB tile mode	
		1h	Tile64	64KB tile mode	
		2h, 0h	Reserved		

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY

		Mip Tail Start LOD														
	29:26	<table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>For Sampling Engine, Render Target, and Typed Surfaces: This field indicates which LOD is the first one in the MIP tail if Tiled Mode is programmed to Tile64. The MIP tail has a different layout than the rest of the surface. Refer to the <i>Memory Data Formats</i> section for more details.</p> <p>For other tiled formats and linear surfaces: This field is ignored.</p>	Format:	U4												
Format:	U4															
Programming Notes																
<p>If Tiled Mode is programmed to Tile64, this field must be set to ensure that MIPs within the MIP Tail do not overlap.</p> <p>To disable Mip Tail for a Tile64 surface, this field must be programmed to a MIP that is larger than those present in the surface (i.e. 15).</p>																
Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>			Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
6	31:21	Render Target View Extent <table border="1"> <tr> <td>Format:</td><td>U11-1</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr> </thead> <tbody> <tr> <td>[0,2047]</td><td>Legal Range</td><td>Number of array elements- 1</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td></tr> <tr> <td>[0,0]</td><td>Legal Range</td><td>Must be zero</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')</td></tr> </tbody> </table>	Format:	U11-1	Value	Name	Description	Exists If	[0,2047]	Legal Range	Number of array elements- 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')	[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')
Format:	U11-1															
Value	Name	Description	Exists If													
[0,2047]	Legal Range	Number of array elements- 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')													
[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')													
Programming Notes																
<p>Render Target View Extent of this buffer must be the same as the Surface Type of the</p> <ol style="list-style-type: none"> 1. Render target(s) (defined in SURFACE_STATE), unless either the depth buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or this buffer surf_type is SURFTYPE_NULL 																
20		Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
19:16		Surf LOD <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>LOD units</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0-14]</td><td></td></tr> </tbody> </table>	Format:	U4	Value	Name	[0-14]									
Format:	U4															
Value	Name															
[0-14]																
Programming Notes																

3DSTATE_CPSIZE_CONTROL_BUFFER_BODY

		Surf LOD of this buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either this buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or this buffer surf_type is SURFTYPE_NULL										
15	Reserved	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											
14:0	Surface QPitch	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U17[16:2]</td> </tr> </table> <p>The interpretation of this field is dependent on Surface Type as follows:</p> <ul style="list-style-type: none"> • SURFTYPE_2D/CUBE: distance in <i>rows</i> between array slices. <p>Other surface types: field is ignored</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>QPitch[16:2]</td> </tr> </table> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th> <th style="text-align: center; background-color: #e0e0ff;">Name</th> <th style="text-align: center; background-color: #e0e0ff;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[1h,7FFFh]</td> <td></td> <td>in multiples of 8 (i.e. lsb of this bit-field must be 0)</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>For 2D Surfaces: This field must be set to an integer multiple of 8. Software must ensure that this field is set to a value sufficiently large that array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored.</p> <p>Tile64 QPitch is valid only for 2D array surfaces and represents the tile-padded total number of texels(lines) in a single array slice.</p> <p>Height of each LOD: $HL = AlignToTileHeight(MSAA_height_factor * (\text{height} \gg L) > 0 ? \text{height} \gg L : 1)$, where $\text{AlignToTileHeight}(x) \text{ is } (\text{ceiling}(x) / (1 \ll Cv)) * (1 \ll Cv)$</p> <p>Height of all LODs is a sum: $H = H_0 + H_1 + \dots + H_n$</p> <p>N is number of mip levels.</p> <p>If surface has MIP tail, equation stops at H_n where $n = \text{MipTailStartLOD}$. MipTail is single tile. QPitch is multiple of tile height ($1 \ll Cv$) and should be equal or greater H computed above.</p>	Format:	U17[16:2]	Format:	QPitch[16:2]	Value	Name	Description	[1h,7FFFh]		in multiples of 8 (i.e. lsb of this bit-field must be 0)
Format:	U17[16:2]											
Format:	QPitch[16:2]											
Value	Name	Description										
[1h,7FFFh]		in multiples of 8 (i.e. lsb of this bit-field must be 0)										

3DSTATE_DEPTH_BOUNDS_BODY

3DSTATE_DEPTH_BOUNDS_BODY										
DWord	Bit	Description								
0	31:1	Reserved								
		Access:	RO							
	0	Depth Bounds Test Enable Enables the depth bounds test								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disabled</td> <td>Depth Bounds test is disabled.</td> </tr> <tr> <td>1</td> <td>Enabled</td> <td>Depth Bounds test is enabled. If (Z Min Value) <= (Destination Z Value) <= (Z Max Value) the depth bounds test passes. Otherwise, the depth bounds test fails and the sample is discarded.</td> </tr> </tbody> </table>		Value	Name	Description	0	Disabled	Depth Bounds test is disabled.	1
Value	Name	Description								
0	Disabled	Depth Bounds test is disabled.								
1	Enabled	Depth Bounds test is enabled. If (Z Min Value) <= (Destination Z Value) <= (Z Max Value) the depth bounds test passes. Otherwise, the depth bounds test fails and the sample is discarded.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disabled</td> </tr> <tr> <td>1</td> <td>Enabled</td> </tr> </tbody> </table>		Value	Name	0	Disabled	1	Enabled	
Value	Name									
0	Disabled									
1	Enabled									
Depth Bounds Test Min Value Format: IEEE_FLOAT This field specifies the minimum Z value to be used in the depth bounds test. This value should be in 32-bit Float. HW will clamp to min value of +0 if set to below +0.										
2	31:0	Depth Bounds Test Max Value Format: IEEE_FLOAT This field specifies the maximum Z value to be used in the depth bounds test. This value should be in 32-bit Float. HW will clamp to max value of +1 if set to greater than +1.								

3DSTATE_DS_BODY

3DSTATE_DS_BODY										
DWord	Bit	Description								
0..1	63:6	Kernel Start Pointer								
		Format:	InstructionBaseOffset[63:6]							
2	31	This field specifies the starting location of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if DS Function Enable is DISABLED.								
		Reserved								
2	30	Access:	RO							
		Format:	MBZ							
2	31	Reserved								
		Access:	RO							
2	30	Vector Mask Enable								
		Format:	Enable							
2	30	Upon subsequent DS thread dispatches, this bit is loaded into the EU's Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to EU documentation for the definition and use of VME state.								
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>The EU will use the Dispatch Mask (supplied by the DS stage) for instruction execution.</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.</td> </tr> </tbody> </table>		Value	Name	Description	0h	Dmask	The EU will use the Dispatch Mask (supplied by the DS stage) for instruction execution.	1h
Value	Name	Description								
0h	Dmask	The EU will use the Dispatch Mask (supplied by the DS stage) for instruction execution.								
1h	Vmask	The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.								
2	29:27	Programming Notes								
		Under normal conditions SW shall specify DMask, as the DS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of dispatch mode). E.g., for SIMD4x2 thread execution, the DS stage will generate a Dispatch Mask that is equal to what the EU would use as the Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).								
2	29:27	Sampler Count								
		Format:	U3							
2	29:27	Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored if DS Function Enable is DISABLED.								

3DSTATE_DS_BODY

		Value	Name	Description
		0h	No Samplers	No samplers used
		1h	1-4 Samplers	between 1 and 4 samplers used
		2h	5-8 Samplers	between 5 and 8 samplers used
		3h	9-12 Samplers	between 9 and 12 samplers used
		4h	13-16 Samplers	between 13 and 16 samplers used
26	Reserved			
	Access:			RO
	Format:			MBZ
25:18	Binding Table Entry Count			
	Format:			U8
		<p>When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <p>Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if DS Function Enable is DISABLED.</p>		
		<p>When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.</p>		
		Value	Name	
		[0,255]		
		Programming Notes		
		<p>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</p>		
17	Thread Dispatch Priority			
	Format:			U1
		<p>Specifies the priority of the thread for dispatch: This field is ignored if DS Function Enable is DISABLED.</p>		
		Value	Name	Description
		0h	Normal	Normal Priority
		1h	High	High Priority
16	Floating Point Mode			
	Format:			U1
		<p>Specifies the initial floating point mode used by the dispatched thread. This field is ignored if DS Function Enable is DISABLED.</p>		

3DSTATE_DS_BODY

		Value	Name	Description
		0h	IEEE-754	Use IEEE-754 Rules
		1h	Alternate	Use alternate rules
15	Reserved			
	Access:		RO	
	Format:		MBZ	
14	Accesses UAV			
	Format:		Enable	
	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.			
	Programming Notes			
	This field must not be set when DS Function Enable is disabled.			
13	Illegal Opcode Exception Enable			
	Format:		Enable	
	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.			
12:11	Reserved			
	Access:		RO	
	Format:		MBZ	
10:8	Reserved			
	Format:		MBZ	
7	Software Exception Enable			
	Format:		Enable	
	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.			
6:0	Reserved			
	Access:		RO	
	Format:		MBZ	
3..4	63:32	Reserved		
	Access:		RO	
	Format:		MBZ	
	31:10	Scratch Space Buffer		
	Format:		SurfaceStateOffset[27:6]	
	Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address .			
	Programming Notes			

3DSTATE_DS_BODY

		The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space. (Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)								
	9:4	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	3:0	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
5	31:25	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	24:20	Dispatch GRF Start Register For URB Data <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p style="text-align: center;">Description</p> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED. When SIMD8_SINGLE_OR_DUAL_PATCH dispatch mode is selected, HW shall increment the GRF start register by 1 when a dual patch simd8 thread is dispatched AND 3DSTATE_DS::PrimitiveIDNotRequired is not set.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> <td>indicating GRF [R0, R31]</td> </tr> </tbody> </table>	Format:	U5	Value	Name	Description	[0,31]		indicating GRF [R0, R31]
Format:	U5									
Value	Name	Description								
[0,31]		indicating GRF [R0, R31]								
	19:18	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:11	Patch URB Entry Read Length <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Specifies how much data (in 256-bit units) is to be read from the Patch URB entry and passed in the DS thread payload. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,64]</td> <td></td> </tr> </tbody> </table>	Format:	U7	Value	Name	[0,64]			
Format:	U7									
Value	Name									
[0,64]										
	10	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	9:4	Patch URB Entry Read Offset								

3DSTATE_DS_BODY

		<p>Format: U6 Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,63]</td><td></td></tr> </tbody> </table>	Value	Name	[0,63]													
Value	Name																	
[0,63]																		
	3:0	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																	
Format:	MBZ																	
6	31	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																	
Format:	MBZ																	
	30:21	<p>Maximum Number of Threads</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U10-1</td></tr> <tr> <td colspan="2" style="text-align: center;">Description</td></tr> <tr> <td colspan="2">Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if DS Function Enable is DISABLED.</td></tr> <tr> <td colspan="2">This field specifies a maximum thread count per (Geometry) Slice.</td></tr> <tr> <td colspan="2"> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th><th style="text-align: center; background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,545]</td><td></td><td>indicating thread count of [1,546]</td></tr> </tbody> </table> </td></tr> </table>	Format:	U10-1	Description		Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if DS Function Enable is DISABLED.		This field specifies a maximum thread count per (Geometry) Slice.		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th><th style="text-align: center; background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,545]</td><td></td><td>indicating thread count of [1,546]</td></tr> </tbody> </table>		Value	Name	Description	[0,545]		indicating thread count of [1,546]
Format:	U10-1																	
Description																		
Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if DS Function Enable is DISABLED.																		
This field specifies a maximum thread count per (Geometry) Slice.																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th><th style="text-align: center; background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,545]</td><td></td><td>indicating thread count of [1,546]</td></tr> </tbody> </table>		Value	Name	Description	[0,545]		indicating thread count of [1,546]											
Value	Name	Description																
[0,545]		indicating thread count of [1,546]																
	20:11	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																	
Format:	MBZ																	
	10	<p>Statistics Enable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table> <p>If ENABLED, this FF unit will engage in statistics gathering. Refer to the Statistics Gathering section. If DISABLED, statistics information associated with this FF stage will be left unchanged. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable														
Format:	Enable																	
	9	<p>PrimitiveID Not Required</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Boolean</td></tr> <tr> <td colspan="2" style="text-align: center;">Description</td></tr> </table>	Format:	Boolean	Description													
Format:	Boolean																	
Description																		

3DSTATE_DS_BODY

		Software shall set this bit whenever the active DS kernel(s) do not require PrimitiveID as input. When this bit is set, (a) the R1 PrimitiveID phase will not be included in the thread payload (DUAL_PATCH) and (b) the PrimitiveID field in the R0 payload (SINGLE_PATCH) will become UNDEFINED.																		
8:5	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
4:3	Dispatch Mode	<table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>This field specifies how the DS stage generates DS thread requests, and correspondingly impacts the DS thread payload. The setting of this field must agree with how the DS kernel was compiled. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>1h</td><td>SIMD8_SINGLE_PATCH</td><td>DS threads are passed one patch, up to 8 domain point inputs, and up to 8 output vertex handles. All the domain points are associated with the single input patch. The DS kernel (at KSP) is expected to run in SIMD8 execution mode. The DUAL_PATCH KSP is ignored.</td><td></td></tr> <tr> <td>2h</td><td>SIMD8_SINGLE_OR_DUAL_PATCH</td><td>This mode enables use of both the KSP and the DUAL_PATCH KSP. The KSP kernel operates just like in SIMD8_SINGLE_PATCH mode. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.</td><td>At least 2 HS URB handles must be allocated in order to enable this mode.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td><td></td></tr> </tbody> </table>	Format:	U2	Value	Name	Description	Programming Notes	1h	SIMD8_SINGLE_PATCH	DS threads are passed one patch, up to 8 domain point inputs, and up to 8 output vertex handles. All the domain points are associated with the single input patch. The DS kernel (at KSP) is expected to run in SIMD8 execution mode. The DUAL_PATCH KSP is ignored.		2h	SIMD8_SINGLE_OR_DUAL_PATCH	This mode enables use of both the KSP and the DUAL_PATCH KSP. The KSP kernel operates just like in SIMD8_SINGLE_PATCH mode. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.	At least 2 HS URB handles must be allocated in order to enable this mode.	3h	Reserved		
Format:	U2																			
Value	Name	Description	Programming Notes																	
1h	SIMD8_SINGLE_PATCH	DS threads are passed one patch, up to 8 domain point inputs, and up to 8 output vertex handles. All the domain points are associated with the single input patch. The DS kernel (at KSP) is expected to run in SIMD8 execution mode. The DUAL_PATCH KSP is ignored.																		
2h	SIMD8_SINGLE_OR_DUAL_PATCH	This mode enables use of both the KSP and the DUAL_PATCH KSP. The KSP kernel operates just like in SIMD8_SINGLE_PATCH mode. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.	At least 2 HS URB handles must be allocated in order to enable this mode.																	
3h	Reserved																			
		Programming Notes																		
		SIMD4X2 mode is no longer allowed.																		
2	Compute W Coordinate Enable	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If ENABLED, the DS unit will (for each domain point) compute $W = 1 - (U + V)$ and pass the result as a floating-point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.</p>	Format:	Enable																
Format:	Enable																			
1	Cache Disable																			

3DSTATE_DS_BODY

		<table border="1"> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>This bit controls the operation of the DS Cache. This field is ignored if DS Function Enable is DISABLED. If the DS Cache is DISABLED and the DS Function is ENABLED, the DS Cache is not used and all incoming domain points will be passed to DS threads. If the DS Cache is ENABLED and the DS Function is ENABLED, incoming domain points that do not hit in the DS Cache will be passed to DS threads. The DS Cache is invalidated whenever the DS Cache becomes DISABLED , whenever the DS Function Enable toggles, and between patches.</p>	Format:	Disable								
Format:	Disable											
	0	<p>Function Enable</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If ENABLED, DS threads will be spawned to process incoming domain points which miss in the DS cache. If DISABLED, the DS stage goes into pass-through mode and performs no specific processing. This field is always used.</p> <table border="1"> <tr> <td align="center" colspan="2">Programming Notes</td></tr> <tr> <td align="center" colspan="2">The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td></tr> </table>	Format:	Enable	Programming Notes		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.					
Format:	Enable											
Programming Notes												
The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.												
7	31:27	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											
	26:21	<p>Vertex URB Entry Output Read Offset</p> <table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB by SBE.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,63]</td><td></td></tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]					
Format:	U6											
Value	Name											
[0,63]												
	20:16	<p>Vertex URB Entry Output Length</p> <table border="1"> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Specifies the amount of URB data written for each Vertex URB entry, in 256-bit register increments.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[1,16]</td><td></td></tr> </tbody> </table> <table border="1"> <tr> <td align="center" colspan="2">Programming Notes</td></tr> <tr> <td align="center" colspan="2">This length does not include the vertex header.</td></tr> </table>	Format:	U5	Value	Name	[1,16]		Programming Notes		This length does not include the vertex header.	
Format:	U5											
Value	Name											
[1,16]												
Programming Notes												
This length does not include the vertex header.												
	15:8	<p>User Clip Distance Clip Test Enable Bitmask</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made. DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.</p>	Format:	U8								
Format:	U8											
	7:0	<p>User Clip Distance Cull Test Enable Bitmask</p>										

3DSTATE_DS_BODY				
		Format:	U8	
		This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.		
8..9	63:6	DUAL_PATCH Kernel Start Pointer		
		Format:	InstructionBaseOffset[63:6]	
		This field specifies the starting location of the DUAL_PATCH kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if DS Function Enable is DISABLED. See DUAL_PATCH Thread Execution for a discussion of how the DUAL_PATCH KSP is used.		
	5:0	Reserved		
		Access:	RO	
		Format:	MBZ	

3DSTATE_GS_BODY

3DSTATE_GS_BODY													
DWord	Bit	Description											
0..1	63:6	<p>Kernel Start Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[63:6]</td> </tr> </table> <p>This field specifies the starting location of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address.</p>	Format:	InstructionBaseOffset[63:6]									
Format:	InstructionBaseOffset[63:6]												
5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO												
Format:	MBZ												
2	31	<p>Single Program Flow</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA Execution Environment.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Single Program Flow disabled</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Single Program Flow enabled</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	Single Program Flow disabled	1h	Enable	Single Program Flow enabled
Format:	Enable												
Value	Name	Description											
0h	Disable	Single Program Flow disabled											
1h	Enable	Single Program Flow enabled											
30	<p>Vector Mask Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Upon subsequent GS thread dispatches, this bit is loaded into the EU's Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to EU documentation for the definition and use of VME state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>The EU will use the Dispatch Mask (supplied by the GS stage) for instruction execution.</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>The EU will use the Vector Mask (derived from Dispatch Mask) for instruction execution.</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Under normal conditions SW shall specify DMask, as the GS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of dispatch mode). E.g., for SIMD4x2 execution, the GS stage will generate a Dispatch Mask that is equal to what the EU would use as the Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).</p>	Format:	Enable	Value	Name	Description	0h	Dmask	The EU will use the Dispatch Mask (supplied by the GS stage) for instruction execution.	1h	Vmask	The EU will use the Vector Mask (derived from Dispatch Mask) for instruction execution.	
Format:	Enable												
Value	Name	Description											
0h	Dmask	The EU will use the Dispatch Mask (supplied by the GS stage) for instruction execution.											
1h	Vmask	The EU will use the Vector Mask (derived from Dispatch Mask) for instruction execution.											

3DSTATE_GS_BODY

		Sampler Count																										
	29:27	<table border="1"> <tr> <td>Format:</td><td>U3</td></tr> <tr> <td colspan="3">Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>No Samplers</td><td>No Samplers used</td></tr> <tr> <td>1h</td><td>1-4 Samplers</td><td>Between 1 and 4 samplers used</td></tr> <tr> <td>2h</td><td>5-8 Samplers</td><td>Between 5 and 8 samplers used</td></tr> <tr> <td>3h</td><td>9-12 Samplers</td><td>Between 9 and 12 samplers used</td></tr> <tr> <td>4h</td><td>13-16 Samplers</td><td>Between 13 and 16 samplers used</td></tr> <tr> <td>5h-7h</td><td>Reserved</td><td></td></tr> </table>	Format:	U3	Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.			Value	Name	Description	0h	No Samplers	No Samplers used	1h	1-4 Samplers	Between 1 and 4 samplers used	2h	5-8 Samplers	Between 5 and 8 samplers used	3h	9-12 Samplers	Between 9 and 12 samplers used	4h	13-16 Samplers	Between 13 and 16 samplers used	5h-7h	Reserved	
Format:	U3																											
Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.																												
Value	Name	Description																										
0h	No Samplers	No Samplers used																										
1h	1-4 Samplers	Between 1 and 4 samplers used																										
2h	5-8 Samplers	Between 5 and 8 samplers used																										
3h	9-12 Samplers	Between 9 and 12 samplers used																										
4h	13-16 Samplers	Between 13 and 16 samplers used																										
5h-7h	Reserved																											
	26	Reserved																										
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ																						
Access:	RO																											
Format:	MBZ																											
	25:18	Binding Table Entry Count <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> <tr> <td colspan="3"> When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched. </td></tr> <tr> <th colspan="3" style="text-align: center;">Programming Notes</th></tr> <tr> <td colspan="3">When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</td></tr> </table>	Format:	U8	When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.			Programming Notes			When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.																	
Format:	U8																											
When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.																												
Programming Notes																												
When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.																												
	17	Thread Dispatch Priority Specifies the priority of the thread for dispatch. <table border="1"> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>Normal</td><td>Normal thread dispatch priority</td></tr> <tr> <td>1h</td><td>High</td><td>High thread dispatch priority</td></tr> </table>	Value	Name	Description	0h	Normal	Normal thread dispatch priority	1h	High	High thread dispatch priority																	
Value	Name	Description																										
0h	Normal	Normal thread dispatch priority																										
1h	High	High thread dispatch priority																										
	16	Floating Point Mode Specifies the initial floating-point mode used by the dispatched thread. <table border="1"> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>IEEE-754</td><td>Use IEEE-754 Rules</td></tr> <tr> <td>1h</td><td>Alternate</td><td>Use alternate rules</td></tr> </table>	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	Alternate	Use alternate rules																	
Value	Name	Description																										
0h	IEEE-754	Use IEEE-754 Rules																										
1h	Alternate	Use alternate rules																										

3DSTATE_GS_BODY

	15:14	Reserved					
		Access:	RO				
		Format:	MBZ				
	13	Illegal Opcode Exception Enable					
		Format:	Enable				
		This bit gets loaded into EU CR0.1[12] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .					
	12	Accesses UAV					
		Format:	Enable				
		This field must be set when GS has a UAV access.					
		Programming Notes					
		This field must not be set when GS Function Enable is disabled.					
	11	Mask Stack Exception Enable					
		Format:	Enable				
		This bit gets loaded into EU CR0.1[11]. See <i>Exceptions and ISA Execution Environment</i> .					
	10:8	Reserved					
		Format:	MBZ				
	7	Software Exception Enable					
		Format:	Enable				
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .					
	6	Reserved					
		Access:	RO				
		Format:	MBZ				
	5:0	Expected Vertex Count					
		Format:	U6				
		Specifies the number of vertices per input object expected by the GS thread. Input topologies not matching this expect value are discarded. Note that Discard Adjacency is also considered (e.g., if the value programmed is 3 and Discard Adjacency is set, TRILIST_ADJ and TRISTRIP_ADJ topologies are <u>not</u> discarded as they will pass 3 vertices/object to the GS threads).					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 50%;">Value</th> <th style="text-align: center; width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[1,32]</td> <td></td> </tr> </tbody> </table>		Value	Name	[1,32]	
Value	Name						
[1,32]							
	3..4	Reserved					
		Access:	RO				
		Format:	MBZ				

3DSTATE_GS_BODY

	31:10	Scratch Space Buffer		
		<table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[27:6]</td> </tr> </table> <p>Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address.</p>	Format:	SurfaceStateOffset[27:6]
Format:	SurfaceStateOffset[27:6]			
		Programming Notes		
		The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space. (Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)		
	9:4	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	3:0	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
5	31	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
	30:29	Dispatch GRF Start Register For URB Data [5:4]		
		<table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table>	Format:	U2
Format:	U2			
		Specifies bit [5:4] of the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register For URB Data [3:0] field is used to specify bits [3:0] of the starting GRF register number.		
	28:23	Output Vertex Size		
		<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table>	Format:	U6
Format:	U6			
		<table border="1"> <tr> <td>[0,63] indicating [1,64] 16B units</td> </tr> </table>	[0,63] indicating [1,64] 16B units	
[0,63] indicating [1,64] 16B units				
		Specifies the size of each vertex stored in the GS output entry (following any Control Header data) as a number of 128-bit units (minus one).		
		Programming Notes		
		Programming Restrictions: The vertex size must be programmed as a multiple of 32B units with the following exception: Rendering is disabled (as per SOL stage state) and the vertex size output by the GS thread is 16B. If rendering is enabled (as per SOL state) the vertex size must be programmed as a multiple of 32B units. In other words, the only time software can program a vertex size with an odd number of 16B units is when rendering is disabled.		
	22:17	Output Topology		
		<table border="1"> <tr> <td>Format:</td> <td>3D_Prim_Topo_Type</td> </tr> </table>	Format:	3D_Prim_Topo_Type
Format:	3D_Prim_Topo_Type			
		This field specifies the topology type (3DPrimType) to be associated with GS-thread output vertices (if any).		

3DSTATE_GS_BODY

	16:11	Vertex URB Entry Read Length Specifies the amount of URB data read and passed in the thread payload for each Vertex URB entry, in 256-bit register increments.						
Programming Notes								
Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.								
	10	Include Vertex Handles Format: <input type="checkbox"/> Boolean If set, all the input Vertex URB handles are included in the payload. These are referred to as "pull model" URB handles, as the thread will use them to read from the URB.						
Programming Notes								
Programming Restriction: This field must be set if Vertex URB Entry Read Length is cleared to zero.								
	9:4	Vertex URB Entry Read Offset Format: <input type="checkbox"/> U6 Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.						
	3:0	Dispatch GRF Start Register For URB Data Format: <input type="checkbox"/> U4 Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register for URB Data [5:4] field is used to extend the range of the starting GRF register number to [0,63].						
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th> <th style="text-align: center; background-color: #e0e0ff;">Name</th> <th style="text-align: center; background-color: #e0e0ff;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,15]</td> <td></td> <td>indicating bits [3:0] of the GRF number</td> </tr> </tbody> </table>			Value	Name	Description	[0,15]		indicating bits [3:0] of the GRF number
Value	Name	Description						
[0,15]		indicating bits [3:0] of the GRF number						
Programming Notes								
If Include Vertex Handles is enabled (pull or hybrid handles case), then For SIMD4x2: For DUAL_OBJECT dispatch mode this field should be: $((2 * \text{numVerticesPerObject}) + 8 - 1)/8 + 1$ For SINGLE and DUAL_INSTANCE dispatch modes this field should be: $((\text{numVerticesPerObject} + 8 - 1)/8) + 1$ If Include Primitive ID is set, then add 1 to the value obtained by using the above								
If Include Vertex Handles is enabled (pull or hybrid handles case), then SIMD8:For InstanceCount == 1:numVerticesPerObject 2For InstanceCount > 1:(numVerticesPerObject 8 - 1)/8) 2If Include Primitive ID is set, then add 1 to the value obtained by using the above								

3DSTATE_GS_BODY

6	31:24	Reserved									
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
23:20	Control Data Header Size										
	<table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>Specifies the number of 32B units of control data header located at the start of the GS URB entry. The value 0 indicates there is no control data header, and Control Data Format is ignored and neither Cut nor StreamID bits are defined. Software must ensure that the Control Data Header Size is sufficient to accommodate the maximum number of vertices possibly output by the GS thread. It is UNDEFINED for a GS thread to report more output vertices than can be accommodated in a non-zero-sized header.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,8]</td><td>32B Units</td></tr> </tbody> </table>	Format:	U4	Value	Name	[0,8]	32B Units				
Format:	U4										
Value	Name										
[0,8]	32B Units										
Instance Control <table border="1"> <tr> <td>Format:</td><td>U5-1</td></tr> </table> <p>Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term "InstanceCount" to refer to InstanceControl+1, with a range of [1,32]. If InstanceCount > 1, DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When InstanceCount=1 (one instance per object), software can decide which dispatch mode to use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE mode. DUAL_INSTANCE mode is not recommended but is supported.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,31]</td><td></td><td>Indicating [1,31] instances</td></tr> </tbody> </table>	Format:	U5-1	Value	Name	Description	[0,31]		Indicating [1,31] instances			
Format:	U5-1										
Value	Name	Description									
[0,31]		Indicating [1,31] instances									
14:13	Default Stream Id <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>When the GS is enabled, unless the GS output entry contains StreamID bits in the control header, this field specifies the default StreamID associated with any GS-thread output vertices. When the GS is disabled, StreamID will be output as 0.</p>	Format:	U2								
Format:	U2										
12:11	Dispatch Mode <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>This field specifies how the GS unit dispatches multiple instances and/or multiple objects.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>3h</td><td>SIMD8</td><td>Each thread shades up to 8 different objects or (if InstanceCount > 1) 8 instances of a single object.</td><td>The driver must send pipe control with a cs stall after a 3dstate_gs state change and the Dispatch Mode is simd8 and the number of handles allocated to gs is less than 16.</td></tr> </tbody> </table>	Format:	U2	Value	Name	Description	Programming Notes	3h	SIMD8	Each thread shades up to 8 different objects or (if InstanceCount > 1) 8 instances of a single object.	The driver must send pipe control with a cs stall after a 3dstate_gs state change and the Dispatch Mode is simd8 and the number of handles allocated to gs is less than 16.
Format:	U2										
Value	Name	Description	Programming Notes								
3h	SIMD8	Each thread shades up to 8 different objects or (if InstanceCount > 1) 8 instances of a single object.	The driver must send pipe control with a cs stall after a 3dstate_gs state change and the Dispatch Mode is simd8 and the number of handles allocated to gs is less than 16.								
<p style="text-align: center;">Programming Notes</p> <p>The GS must be allocated at least two URB handles or behavior is UNDEFINED for Dual Instance or Dual Object mode.</p>											

3DSTATE_GS_BODY

		The only valid Dispatch Mode is SIMD8.											
10	Statistics Enable	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>This bit controls whether GS-unit-specific statistics register(s) can be incremented.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th> <th style="background-color: #e0e0ff; width: 10%;">Name</th> <th style="background-color: #e0e0ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">Disable</td><td>GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">Enable</td><td>GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment</td></tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment	1h	Enable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment
Format:	Enable												
Value	Name	Description											
0h	Disable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment											
1h	Enable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment											
9:5	Invocations Increment Value	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U5</td> </tr> </table> <p>Specifies how much to increment the GS_INVOCATIONS_COUNT for each instance of each object. This control is provided to allow software to process multiple instances (from an API POV) in a single kernel invocation. In SINGLE dispatch mode, the counter will increment by this value for each dispatch (as it's only one instance of one object). In DUAL_INSTANCE mode, the counter will be incremented by the value if only one instance is included in the dispatch (i.e., the last odd instance), otherwise the counter will be incremented by twice this value. In DUAL_OBJECT dispatch mode, the counter will be incremented by the value if only one object is included in the dispatch (i.e., a forced dispatch of one object), otherwise the counter will be incremented by twice this value.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th> <th style="background-color: #e0e0ff; width: 10%;">Name</th> <th style="background-color: #e0e0ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td><td></td><td>indicating an increment of [1,32]</td></tr> </tbody> </table>	Format:	U5	Value	Name	Description	[0,31]		indicating an increment of [1,32]			
Format:	U5												
Value	Name	Description											
[0,31]		indicating an increment of [1,32]											
4	Include Primitive ID	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Boolean</td> </tr> </table> <p>If set, R1 of the payload is written with Primitive ID value(s). If clear, these Primitive ID values are not included in the payload R1.</p>	Format:	Boolean									
Format:	Boolean												
3	Hint	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U1</td> </tr> </table> <p>This state bit is simply passed in GS thread payloads for use by the GS kernel - it has no other impact on hardware operation.</p>	Format:	U1									
Format:	U1												
2	Reorder Mode	<p>This bit controls how vertices of triangle objects resulting from TRISTRIP[_ADJ]_[REV] topologies are [re]ordered when passed in the GS thread payload See Object Vertex Ordering table (below).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th> <th style="background-color: #e0e0ff; width: 10%;">Name</th> <th style="background-color: #e0e0ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">LEADING</td><td>Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">TRAILING</td><td>Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td></tr> </tbody> </table>	Value	Name	Description	0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.		
Value	Name	Description											
0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.											
1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.											

3DSTATE_GS_BODY

		Discard Adjacency											
	1	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>When set, adjacent vertices <u>will not be passed</u> in the GS payload when objects with adjacency are processed. Instead, only the non-adjacent vertices will be passed in the same fashion as the without-adjacency form of the primitive. Software should set this bit whenever a GS kernel is used that <u>does not expect</u> adjacent vertices. This allows both with-adjacency/without-adjacency variants of the primitive to be submitted to the pipeline (via 3DPRIMITIVE) - the GS unit will silently discard any adjacent vertices and present the GS thread with only the internal object. When clear, adjacent vertices <u>will be passed</u> to the GS thread, as dictated by the incoming primitive type. Software should only clear this bit when a GS kernel is used that does expect adjacent vertices. E.g., if the GS kernel is compiled to expect a TRIANGLE_ADJ object, software must clear this bit. Software should also clear this bit if the GS kernel expects a POINT or PATCHLIST_n object (which don't have with-adjacency variants).</p> <p>The only hardware assistance is to allow the submission of a with-adjacency variant of a primitive when operating with a GS kernel that expects the without-adjacency variant of the object. (E.g., when the GS kernel is compiled to expect a TRIANGLE object, software should set this bit just in case a TRILIST_ADJ is submitted to the pipeline.) Note that the GS unit is otherwise not aware of the object type that is expected by the GS kernel. It is up to software to ensure that the submitted primitive type (in 3DPRIMITIVE) is otherwise compatible with the object type expected by the GS kernel. (E.g., if the GS kernel expects a LINE_ADJ object, only LINELIST_ADJ or LINESTrip_ADJ should be submitted, otherwise the GS kernel will produce unpredictable results.) Also note that it is possible to craft a GS kernel which can accept any object type that's thrown at it by first examining the PrimType passed in the payload and then using this info to correctly interpret the number of vertices passed in the payload.</p>	Format:	Enable									
Format:	Enable												
	0	Enable <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Specifies whether the GS stage is enabled or disabled (pass-through).</p>	Format:	Enable									
Format:	Enable												
7	31	Control Data Format <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U1</td> </tr> </table> <p>This field specifies the format of the control data header (if any).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th> <th style="background-color: #e0e0ff; width: 10%;">Name</th> <th style="background-color: #e0e0ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>CUT</td> <td>The control data header contains Cut bits.</td> </tr> <tr> <td>1h</td> <td>SID</td> <td>The control data header contains StreamID bits. Output Topology must be set to POINTLIST, or behavior is UNDEFINED.</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	CUT	The control data header contains Cut bits.	1h	SID	The control data header contains StreamID bits. Output Topology must be set to POINTLIST, or behavior is UNDEFINED.
Format:	U1												
Value	Name	Description											
0h	CUT	The control data header contains Cut bits.											
1h	SID	The control data header contains StreamID bits. Output Topology must be set to POINTLIST, or behavior is UNDEFINED.											
	30	Static Output <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Specifies whether the GS shader outputs a static number of vertices per invocation. If this bit is clear, the number of vertices output by each GS shader invocation is stored by the GS thread in Vertex Count at the very beginning of the output URB entry (see GS URB Entry description).</p>	Format:	Enable									
Format:	Enable												

3DSTATE_GS_BODY

	29:27	Reserved											
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	26:16	Static Output Vertex Count											
		<table border="1"> <tr> <td>Format:</td><td>U11</td></tr> </table> <p>If GSEnable is ENABLED and StaticOutput is ENABLED, this field specifies the total number of vertices output each GS shader invocation. If GSEnable is ENABLED and StaticOutput is DISABLED (i.e., variable GS output), the total number of vertices output by a GS shader invocation is stored by the thread at the very beginning of the output URB entry, and this field is ignored. (See GS URB Entry description).</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td>[0,1024]</td><td></td></tr> </tbody> </table>	Format:	U11	Value	Name	[0,1024]						
Format:	U11												
Value	Name												
[0,1024]													
	15:9	Reserved											
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	8:0	Maximum Number of Threads											
		<table border="1"> <tr> <td>Format:</td><td>U9-1</td></tr> </table> <p>Description</p> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance.</p> <p>This field specifies a maximum thread count per (Geometry) Pipe.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td>[0,335]</td><td></td><td>indicating thread count of [1,336]</td></tr> <tr> <td>[0,431]</td><td></td><td>indicating thread count of [1,432]</td></tr> </tbody> </table>	Format:	U9-1	Value	Name	Description	[0,335]		indicating thread count of [1,336]	[0,431]		indicating thread count of [1,432]
Format:	U9-1												
Value	Name	Description											
[0,335]		indicating thread count of [1,336]											
[0,431]		indicating thread count of [1,432]											
8	31:27	Reserved											
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	26:21	Vertex URB Entry Output Read Offset											
		<table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB by SBE.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td>[0,63]</td><td></td></tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]						
Format:	U6												
Value	Name												
[0,63]													

3DSTATE_GS_BODY

	20:16	Vertex URB Entry Output Length						
		<table border="1"> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Specifies the amount of URB data written for each Vertex URB entry, in 256-bit register increments.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[1,16]</td><td></td></tr> </tbody> </table>	Format:	U5	Value	Name	[1,16]	
Format:	U5							
Value	Name							
[1,16]								
Programming Notes								
This length does not include the vertex header.								
	15:8	User Clip Distance Clip Test Enable Bitmask						
		<table border="1"> <tr> <td>Format:</td><td>Enable[8]</td></tr> </table> <p>This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made. DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.</p>	Format:	Enable[8]				
Format:	Enable[8]							
	7:0	User Clip Distance Cull Test Enable Bitmask						
		<table border="1"> <tr> <td>Format:</td><td>Enable[8]</td></tr> </table> <p>This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.</p>	Format:	Enable[8]				
Format:	Enable[8]							

3DSTATE_HIER_DEPTH_BUFFER_BODY

3DSTATE_HIER_DEPTH_BUFFER_BODY																
DWord	Bit	Description														
0	31:25	<p>Hierarchical Depth Buffer Object Control State</p> <table border="1"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for the hierarchical depth buffer.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE												
Format:	MEMORY_OBJECT_CONTROL_STATE															
	24	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
	23:22	<p>Tiled Mode</p> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">This field specifies the tiled mode.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>0h</td> <td>Reserved</td> </tr> <tr> <td>1h</td> <td>TILE64</td> </tr> <tr> <td>2h</td> <td>Reserved</td> </tr> <tr> <td>3h</td> <td>TILE4</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>HZ buffer only supports Tile4 mode</p>	Description		This field specifies the tiled mode.		Value	Name	0h	Reserved	1h	TILE64	2h	Reserved	3h	TILE4
Description																
This field specifies the tiled mode.																
Value	Name															
0h	Reserved															
1h	TILE64															
2h	Reserved															
3h	TILE4															
	21	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
	20	<p>Write thru enable for Texture</p> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">This bit must be set if the Depth buffer is used as a texture. If this bit is set, HZ will force a write of non-clear values to the Depth buffer avoiding the need of a Depth resolve. This means that HZ will not write planes to the HZ\$. If this bit is set, then the Control surface enable and Compression enable must both be set in the 3DSTATE_DEPTH_BUFFER</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>1h</td> <td>Enable</td> </tr> <tr> <td>0h</td> <td>Disable [Default]</td> </tr> </tbody> </table>	Description		This bit must be set if the Depth buffer is used as a texture. If this bit is set, HZ will force a write of non-clear values to the Depth buffer avoiding the need of a Depth resolve. This means that HZ will not write planes to the HZ\$. If this bit is set, then the Control surface enable and Compression enable must both be set in the 3DSTATE_DEPTH_BUFFER		Value	Name	1h	Enable	0h	Disable [Default]				
Description																
This bit must be set if the Depth buffer is used as a texture. If this bit is set, HZ will force a write of non-clear values to the Depth buffer avoiding the need of a Depth resolve. This means that HZ will not write planes to the HZ\$. If this bit is set, then the Control surface enable and Compression enable must both be set in the 3DSTATE_DEPTH_BUFFER																
Value	Name															
1h	Enable															
0h	Disable [Default]															

3DSTATE_HIER_DEPTH_BUFFER_BODY

	19:18	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	17	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	16:0	Surface Pitch						
		<table border="1"> <tr> <td>Format:</td><td>U17-1</td></tr> </table> <p>This field specifies the pitch of the hierarchical depth buffer in (#Bytes - 1).</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[7Fh,1FFFFh]</td><td>corresponding to [128B, 512KB] also restricted to a multiple of 128B</td></tr> </tbody> </table>	Format:	U17-1	Value	Name	[7Fh,1FFFFh]	corresponding to [128B, 512KB] also restricted to a multiple of 128B
Format:	U17-1							
Value	Name							
[7Fh,1FFFFh]	corresponding to [128B, 512KB] also restricted to a multiple of 128B							
		Programming Notes						
		Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].						
1..2	63:0	Surface Base Address						
		<table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[63:0]</td></tr> </table> <p>This field specifies the address of the buffer in Graphics Memory.</p>	Format:	GraphicsAddress[63:0]				
Format:	GraphicsAddress[63:0]							
		Programming Notes						
		The Hierarchical Depth Buffer can only be mapped to Main Memory (uncached). If the surface is tiled, the base address must conform to the Per-Surface Tiling Alignment Rules as documented in TBD.						
3	31:16	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	15	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	14:0	Surface QPitch						
		<table border="1"> <tr> <td>Format:</td><td>U17[16:2]</td></tr> </table> <p>The interpretation of this field is dependent on Surface Type as follows:</p> <ul style="list-style-type: none"> • SURFTYPE_2D/CUBE: distance in rows between array slices 	Format:	U17[16:2]				
Format:	U17[16:2]							
		<table border="1"> <tr> <td>Format:</td><td>QPitch[16:2]</td></tr> </table>	Format:	QPitch[16:2]				
Format:	QPitch[16:2]							
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[1h,7FFFh]</td><td></td><td>in multiples of 4 (low 2 bits missing)</td></tr> </tbody> </table>	Value	Name	Description	[1h,7FFFh]		in multiples of 4 (low 2 bits missing)
Value	Name	Description						
[1h,7FFFh]		in multiples of 4 (low 2 bits missing)						

3DSTATE_HIER_DEPTH_BUFFER_BODY

Programming Notes

This field must be set to an integer multiple of 16 (QPitch[3,2] MBZ) Software must ensure that this field is set to a value sufficiently large such that the array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.

3DSTATE_HS_BODY

3DSTATE_HS_BODY																									
DWord	Bit	Description																							
0	31:30	<p>Reserved</p> <table> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																			
Access:	RO																								
Format:	MBZ																								
	29:27	<p>Sampler Count</p> <table> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Specifies how many samplers (in multiples of 4) the HS kernels use. Used only for prefetching the associated sampler state entries.</p> <table> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No Samplers</td> <td>no samplers used</td> </tr> <tr> <td>1h</td> <td>1-4 Samplers</td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td>5-8 Samplers</td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td>9-12 Samplers</td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td>4h</td> <td>13-16 Samplers</td> <td>between 13 and 16 samplers used</td> </tr> <tr> <td>5h-7h</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Format:	U3	Value	Name	Description	0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used	5h-7h	Reserved	Reserved
Format:	U3																								
Value	Name	Description																							
0h	No Samplers	no samplers used																							
1h	1-4 Samplers	between 1 and 4 samplers used																							
2h	5-8 Samplers	between 5 and 8 samplers used																							
3h	9-12 Samplers	between 9 and 12 samplers used																							
4h	13-16 Samplers	between 13 and 16 samplers used																							
5h-7h	Reserved	Reserved																							
	26	<p>Reserved</p> <table> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																			
Access:	RO																								
Format:	MBZ																								
	25:18	<p>Binding Table Entry Count</p> <table> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p>Programming Notes</p> <p>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</p>	Format:	U8																					
Format:	U8																								
	17	<p>Thread Dispatch Priority</p> <p>Specifies the priority of the thread for dispatch</p> <table> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal</td> <td>Normal Priority</td> </tr> <tr> <td>1h</td> <td>High</td> <td>High Priority</td> </tr> </tbody> </table>	Value	Name	Description	0h	Normal	Normal Priority	1h	High	High Priority														
Value	Name	Description																							
0h	Normal	Normal Priority																							
1h	High	High Priority																							

3DSTATE_HS_BODY

	16	Floating Point Mode Specifies the initial floating-point mode used by the dispatched thread.									
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> <td>Use IEEE-754 Rules</td> </tr> <tr> <td>1h</td> <td>alternate</td> <td>Use alternate rules</td> </tr> </tbody> </table>	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	alternate	Use alternate rules
Value	Name	Description									
0h	IEEE-754	Use IEEE-754 Rules									
1h	alternate	Use alternate rules									
	15:14	Reserved									
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	13	Illegal Opcode Exception Enable Format: <table border="1"><tr><td>Enable</td></tr></table> This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.	Enable								
Enable											
	12	Software Exception Enable Format: <table border="1"><tr><td>Enable</td></tr></table> This bit gets loaded into EU CRO1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.	Enable								
Enable											
	11	Reserved									
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	10:8	Reserved									
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
	7:4	Reserved									
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	3:0	Reserved									
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
1	31	Enable Format: <table border="1"><tr><td>Enable</td></tr></table> Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.	Enable								
Enable											
		<table border="1"> <tr> <td>Programming Notes</td> </tr> <tr> <td>The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td> </tr> </table>	Programming Notes	The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.							
Programming Notes											
The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.											
	30	Reserved									

3DSTATE_HS_BODY											
		Access:	RO								
		Format:	MBZ								
29	Statistics Enable										
	Format:	Enable									
	This bit controls whether HS-unit-specific statistics register(s) will increment (for each patch).										
28:17	Reserved										
	Access:	RO									
	Format:	MBZ									
16:8	Maximum Number of Threads										
	Format:	U9-1									
	Description										
	Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance.										
	This field specifies a maximum thread count per (Geometry) Pipe.										
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Value</th><th style="text-align: center; background-color: #d9e1f2;">Name</th><th style="text-align: center; background-color: #d9e1f2;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,335]</td><td></td><td>indicating thread count of [1,336]</td></tr> <tr> <td style="text-align: center;">[0,431]</td><td></td><td>indicating thread count of [1,432]</td></tr> </tbody> </table>		Value	Name	Description	[0,335]		indicating thread count of [1,336]	[0,431]		indicating thread count of [1,432]
Value	Name	Description									
[0,335]		indicating thread count of [1,336]									
[0,431]		indicating thread count of [1,432]									
	Programming Notes										
	The Maximum Number of Threads must be set to at least twice the setting of 3DSTATE_HS::Instance Count .										
7:5	Reserved										
	Access:	RO									
	Format:	MBZ									
4:0	Instance Count										
	Format:	U5-1									
	This field determines the number of threads (minus one) spawned per input patch. If the HS kernel uses a barrier function, software must restrict the Instance Count to the number of threads that can be simultaneously active within a subslice. Factors which must be considered includes scratch memory availability.										
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Value</th><th style="text-align: center; background-color: #d9e1f2;">Name</th><th style="text-align: center; background-color: #d9e1f2;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td><td></td><td>representing [1,32] instances</td></tr> </tbody> </table>			Value	Name	Description	[0,31]		representing [1,32] instances		
Value	Name	Description									
[0,31]		representing [1,32] instances									
2..3	63:6	Kernel Start Pointer									

3DSTATE_HS_BODY

		Format:	InstructionBaseOffset[63:6]
		This field specifies the starting location of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address.	
	5:0	Reserved	
		Access:	RO
		Format:	MBZ
4..5	63:32	Reserved	
		Access:	RO
		Format:	MBZ
	31:10	Scratch Space Buffer	
		Format:	SurfaceStateOffset[27:6]
		Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address .	
		Programming Notes	
		The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.	
		(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)	
	9:4	Reserved	
		Access:	RO
		Format:	MBZ
	3:0	Reserved	
		Access:	RO
		Format:	MBZ
6	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28	Dispatch GRF Start Register For URB Data [5]	
		Format:	U1
		Specifies bit [5] of the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. The Dispatch GRF Start Register For URB Data [4:0] field is used to specify bits [4:0] of the starting GRF register number.	
	27	Single Program Flow	
		Format:	Enable
		Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in <i>ISA Execution Environment</i> .	
Value	Name	Description	

3DSTATE_HS_BODY

		0h	Reserved													
		1h	Enable	Single Program Flow Enabled												
26	Vector Mask Enable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Enable</td> </tr> </table> <p>Upon subsequent HS thread dispatches, this bit is loaded into the EU's Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to the EU documentation for the definition and use of VME state.</p>			Format:	Enable										
Format:	Enable															
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; width: 10%;">Value</th><th style="background-color: #d9e1f2; width: 10%;">Name</th><th colspan="2" style="background-color: #d9e1f2; text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Dmask</td><td style="padding: 2px;">The EU will use the Dispatch Mask (supplied by the HS stage) for instruction execution.</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Vmask</td><td style="padding: 2px;">The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.</td><td style="padding: 2px;"></td></tr> </tbody> </table>			Value	Name	Description		0h	Dmask	The EU will use the Dispatch Mask (supplied by the HS stage) for instruction execution.		1h	Vmask	The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.	
Value	Name	Description														
0h	Dmask	The EU will use the Dispatch Mask (supplied by the HS stage) for instruction execution.														
1h	Vmask	The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.														
		Programming Notes														
		<p>Under normal conditions SW shall specify DMask, as the HS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of dispatch mode). E.g., for SIMD4x2 thread execution, the HS state will generate a Dispatch Mask that is equal to what the EU would use as a Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).</p>														
25	Accesses UAV	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Enable</td> </tr> </table> <p>This field must be set when HS has a UAV access</p>				Format:	Enable									
Format:	Enable															
		Programming Notes														
		<p>This field must not be set when HS Function Enable is disabled.</p>														
24	Include Vertex Handles	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Boolean</td> </tr> </table> <p>If set, all the input Vertex URB handles are included in payloads. This field is ignored if HS Function Enable is DISABLED.</p>				Format:	Boolean									
Format:	Boolean															
		Programming Notes														
		<p>Programming Restriction: This field must be set if value if Vertex URB Entry Read Length is cleared to zero.</p>														
23:19	Dispatch GRF Start Register For URB Data	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U5</td> </tr> </table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if HS Function Enable is DISABLED.</p>				Format:	U5									
Format:	U5															
		<p>The Dispatch GRF Start Register for URB Data [5] field is used to extend the range of the starting GRF register number to [0,63].</p>														
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; width: 10%;">Value</th><th style="background-color: #d9e1f2; width: 10%;">Name</th><th colspan="2" style="background-color: #d9e1f2; text-align: center;">Description</th></tr> </thead> </table>				Value	Name	Description								
Value	Name	Description														

3DSTATE_HS_BODY

		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">[0,31]</td><td style="padding: 2px;"></td><td style="padding: 2px;">indicating bits [4:0] of the GRF number</td></tr> </table>	[0,31]		indicating bits [4:0] of the GRF number								
[0,31]		indicating bits [4:0] of the GRF number											
Programming Notes													
When Include Vertex Handles is set for non-instanced 8_PATCH dispatch of PATCHLIST_30..32 objects, pushed vertex data and/or pushed constants cannot be used as they would need to start in the payload beyond the range of this field (i.e., beyond R31). When Include PrimitiveID is also set, this issue extends to non-instanced 8_PATCH dispatch of PATCHLIST_29..32 objects.													
18:17	Dispatch Mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U2</td> </tr> </table> <p>This field is unused to set the current thread dispatch mode for the HS stage.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">2h</td><td style="padding: 2px;">8_PATCH</td><td style="padding: 2px;">HS threads are passed inputs and an output handle associated with (up to) 8 patches in SIMD8 fashion. See 8_PATCH Thread Payload.</td></tr> <tr> <td style="padding: 2px;">3h</td><td style="padding: 2px;">Reserved</td><td style="padding: 2px;"></td></tr> </tbody> </table>	Format:	U2	Value	Name	Description	2h	8_PATCH	HS threads are passed inputs and an output handle associated with (up to) 8 patches in SIMD8 fashion. See 8_PATCH Thread Payload.	3h	Reserved	
Format:	U2												
Value	Name	Description											
2h	8_PATCH	HS threads are passed inputs and an output handle associated with (up to) 8 patches in SIMD8 fashion. See 8_PATCH Thread Payload.											
3h	Reserved												
Programming Notes													
DUAL_PATCH is not supported.													
16:11	Vertex URB Entry Read Length	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U6</td> </tr> </table> <p>Specifies the amount of URB data read and passed in the thread payload <u>for each Vertex URB entry</u>, in 256-bit register increments. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th><th style="width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,63]</td><td style="padding: 2px;"></td></tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]						
Format:	U6												
Value	Name												
[0,63]													
Programming Notes													
Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.													
10	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
9:4	Vertex URB Entry Read Offset	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U6</td> </tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th><th style="width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,63]</td><td style="padding: 2px;"></td></tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]						
Format:	U6												
Value	Name												
[0,63]													

3DSTATE_HS_BODY													
	3:1	Patch Count Threshold											
		<table border="1"> <tr> <td>Format:</td><td colspan="2">U3</td></tr> </table>			Format:	U3							
Format:	U3												
		<p>Specifies the maximum number of patches that will be accumulated before a thread is dispatched. The dispatch of threads can (optionally) be forced before a full complement of eight patches have been accumulated.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[1,7]</td><td></td><td>This specifies the maximum number of patches that will be accumulated before a thread dispatch is forced.</td></tr> <tr> <td>0</td><td>[Default]</td><td>Early thread dispatch due to the Patch Count Threshold is disabled. A full complement of 8 patches can be accumulated before a thread is dispatched.</td></tr> </tbody> </table>			Value	Name	Description	[1,7]		This specifies the maximum number of patches that will be accumulated before a thread dispatch is forced.	0	[Default]	Early thread dispatch due to the Patch Count Threshold is disabled. A full complement of 8 patches can be accumulated before a thread is dispatched.
Value	Name	Description											
[1,7]		This specifies the maximum number of patches that will be accumulated before a thread dispatch is forced.											
0	[Default]	Early thread dispatch due to the Patch Count Threshold is disabled. A full complement of 8 patches can be accumulated before a thread is dispatched.											
	0	Include Primitive ID <table border="1"> <tr> <td>Format:</td><td colspan="2" rowspan="3">Enable</td></tr> </table> <p>If set, R1 of the payload is written with Primitive ID value(s). If clear, these Primitive IDs are not included in the payload R1.</p> <table border="1"> <tr> <th colspan="3">Programming Notes</th></tr> <tr> <td colspan="3">This field is only used when DUAL_PATCH DispatchMode is specified. In SINGLE_PATCH, the single Primitive ID is always passed in R0.</td></tr> </table>			Format:	Enable		Programming Notes			This field is only used when DUAL_PATCH DispatchMode is specified. In SINGLE_PATCH, the single Primitive ID is always passed in R0.		
Format:	Enable												
Programming Notes													
This field is only used when DUAL_PATCH DispatchMode is specified. In SINGLE_PATCH, the single Primitive ID is always passed in R0.													
7	31:0	Reserved <table border="1"> <tr> <td>Access:</td><td colspan="2">RO</td></tr> <tr> <td>Format:</td><td colspan="2">MBZ</td></tr> </table>			Access:	RO		Format:	MBZ				
Access:	RO												
Format:	MBZ												

3DSTATE_INDEX_BUFFER_BODY

3DSTATE_INDEX_BUFFER_BODY						
DWord	Bit	Description				
0	31:12	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	<p>L3 Bypass Disable</p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>Description</p> <p>When set, index data fetches are routed through the L3 caching logic and therefore index data <u>may</u> be cached as read-only data in the L3 cache, as controlled by the Memory Object Control State (MOCS) value. Setting this bit simply opens the possibility of caching index data in the L3, it does not in itself enable the caching of index data.</p> <p>When clear, index data reads bypass L3 caching logic, therefore precluding index data caching in the L3. If the vertex buffer data is cached in L3, the L3 cache must be flushed to maintain vertex buffer data coherency.</p> <p>When set, index data fetches are routed through the L3 and therefore that index data may be coherent with the L3 cache, as controlled by the Memory Object Control State (MOCS) value. I.e., if portions of the index buffer already reside in the L3 (e.g., were written or read by another L3 agent), reads from VF may hit in the L3 with the cached data returned to VF. If reads from VF miss in the L3 cache, the reads are directed to the next higher in the memory hierarchy, but the data returned is not placed in the L3 cache. The MOCS value must not be set to cache the data in L3.</p> <p>When clear, index data fetches bypass the L3 logic, therefore precluding the coherency of that data in the L3 cache. If the vertex buffer data can be cached in L3, the L3 cache must first be flushed to maintain vertex buffer data coherency.</p> <p>Programming Notes</p> <p>When enabling the caching of index, vertex data in the L3 RO Cache, SW shall utilize PIPE_CONTROL::L3ReadOnlyCacheInvalidationEnable to invalidate any L3-cached index, vertex data after any corresponding index, vertex memory buffer is modified by the CPU or GPU.</p>	Format:	Disable		
Format:	Disable					
	10	<p>No Cuts</p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>When set, this bit informs HW that the Index Buffer does not contain any values matching the current 3DSTATE_VF::CutIndex state and IndexFormat. HW may use this information to enable performance optimizations when 3DSTATE_VF::IndexedDrawCutIndexEnable is set.</p>	Format:	Boolean		
Format:	Boolean					
	9:8	Index Format				

3DSTATE_INDEX_BUFFER_BODY

		Format:	U2				
This field specifies the data format of the index buffer. All index values are UNSIGNED.							
		Value	Name				
		0h	BYTE				
		1h	WORD				
		2h	DWORD				
	7	Reserved					
	7	Access:	RO				
	7	Format:	MBZ				
	6:0	Memory Object Control State					
	6:0	Format:	MEMORY_OBJECT_CONTROL_STATE				
Specifies the memory object control state for this index buffer.							
1..2	63:0	Buffer Starting Address					
1..2	63:0	Format:	GraphicsAddress[63:0]				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Description</th> </tr> </thead> <tbody> <tr> <td>VIRTUAL_ADDR[63:48] are ignored by the HW.</td> </tr> </tbody> </table>				Description	VIRTUAL_ADDR[63:48] are ignored by the HW.		
Description							
VIRTUAL_ADDR[63:48] are ignored by the HW.							
<table border="1" style="width: 100%; border-collapse: collapse;"> <tbody> <tr> <td>This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.</td> </tr> </tbody> </table>				This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.			
This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td>Index Buffers can only be allocated in linear (not tiled) graphics memory.</td> </tr> </tbody> </table>				Programming Notes	Index Buffers can only be allocated in linear (not tiled) graphics memory.		
Programming Notes							
Index Buffers can only be allocated in linear (not tiled) graphics memory.							
3	31:0	Buffer Size					
3	31:0	Format:	U32				
This field specifies the size of the buffer in bytes. Index accesses which straddle or go past the end of the buffer will return 0..Note that BufferSize=0 indicates that there is no valid data in the buffer.							
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Value</th> <th style="text-align: center; background-color: #d9e1f2;">Name</th> </tr> </thead> <tbody> <tr> <td>[0, FFFFFFFFh]</td> <td></td> </tr> </tbody> </table>				Value	Name	[0, FFFFFFFFh]	
Value	Name						
[0, FFFFFFFFh]							

3DSTATE_MESH_CONTROL_BODY

3DSTATE_MESH_CONTROL_BODY - 3DSTATE_MESH_CONTROL_BODY										
DWord	Bit	Description								
0	31	<p>MeshShader Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>This bit is used to enable/disable the Mesh Shading Pipeline as a whole, with the exception that, <u>when Mesh Shading is enabled</u>, the Task Shader can be enabled or disabled via TaskShader Enable. However, the TaskShader is implicitly disabled when MeshShading is disabled (i.e., it is not possible to perform TaskShading unless the MeshShader is also enabled). If TRUE, the MeshShader function is enabled and can be used to dispatch MeshShader threadgroups either (a) directly with a 3DMESH command with TaskShader disabled, or (b) indirectly via preceding TaskShader threadgroups (as a result of a 3DMESH command with TaskShader enabled). If FALSE, the MeshShader function is disabled, the TaskShader function is <u>implicitly</u> disabled and the TaskShader Enable bit is ignored by HW (though it retains its value).</p> <p>Programming Notes</p> <p>MeshShader Enable shall be set to TRUE prior to execution of a 3DMESH command with TaskShader Enable also set to TRUE.</p> <p>3DPRIMITIVE commands shall not be submitted when MeshShader Enable is TRUE. 3DMESH commands shall not be submitted when MeshShader Enable is FALSE.</p>	Format:	Boolean						
Format:	Boolean									
	30	<p>Statistics Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>If TRUE, the MeshShader stage shall increment the MESH_INVOCATIONS statistics MMIO register by 1 for every enabled channel (i.e., API-level thread invocation) in every MeshShader EU thread dispatched as a result of the execution of a 3DMESH command. If FALSE, the MESH_INVOCATIONS register shall be maintained at its current value (i.e., not incremented).</p>	Format:	Boolean						
Format:	Boolean									
	29	<p>Fused EU Dispatch</p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>This field specifies whether EU threads within MeshShader threadgroups may be dispatched as fused EU threads.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Fused EU Threads Disabled</td> </tr> <tr> <td>0h</td> <td>Fused EU Threads Enabled [Default]</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Fused EU Dispatch shall not be disabled.</p>	Format:	Disable	Value	Name	1h	Fused EU Threads Disabled	0h	Fused EU Threads Enabled [Default]
Format:	Disable									
Value	Name									
1h	Fused EU Threads Disabled									
0h	Fused EU Threads Enabled [Default]									

3DSTATE_MESH_CONTROL_BODY - 3DSTATE_MESH_CONTROL_BODY

		Thread Dispatch Priority																	
	28	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="3">Specifies the priority of dispatch for MeshShader EU threads.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>Normal</td><td>Normal thread dispatch priority</td></tr> <tr> <td>1h</td><td>High</td><td>High thread dispatch priority</td></tr> </table>	Format:	U1	Specifies the priority of dispatch for MeshShader EU threads.			Value	Name	Description	0h	Normal	Normal thread dispatch priority	1h	High	High thread dispatch priority			
Format:	U1																		
Specifies the priority of dispatch for MeshShader EU threads.																			
Value	Name	Description																	
0h	Normal	Normal thread dispatch priority																	
1h	High	High thread dispatch priority																	
	27	Reserved																	
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	26	Cross Thread Group Thread Fusing Disable																	
		<table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> <tr> <td colspan="3">If FALSE, Mesh will enable fusing of threads across multiple thread groups</td></tr> <tr> <td colspan="3">If TRUE, Mesh will disable fusing of threads across multiple thread groups. Fusing will only be done within a thread group.</td></tr> </table>	Format:	Boolean	If FALSE, Mesh will enable fusing of threads across multiple thread groups			If TRUE, Mesh will disable fusing of threads across multiple thread groups. Fusing will only be done within a thread group.											
Format:	Boolean																		
If FALSE, Mesh will enable fusing of threads across multiple thread groups																			
If TRUE, Mesh will disable fusing of threads across multiple thread groups. Fusing will only be done within a thread group.																			
	25:9	Reserved																	
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	8:0	Maximum Number of ThreadGroups																	
		<table border="1"> <tr> <td>Format:</td> <td>U9-1</td> </tr> <tr> <td colspan="3">This field specifies the maximum number of threadgroups <u>within a GSlice</u> that may be used to execute MeshShader kernels.</td></tr> <tr> <td colspan="3">Range: [0, 2^9-1], representing [1, 2^9] threadgroups.</td></tr> <tr> <td colspan="3">Normally set to the maximum number of threadgroups supported by the TSL unit.</td></tr> <tr> <th>Value</th><th>Name</th><th></th></tr> <tr> <td>[0,511]</td><td></td><td></td></tr> </table>	Format:	U9-1	This field specifies the maximum number of threadgroups <u>within a GSlice</u> that may be used to execute MeshShader kernels.			Range: [0, 2^9-1], representing [1, 2^9] threadgroups.			Normally set to the maximum number of threadgroups supported by the TSL unit.			Value	Name		[0,511]		
Format:	U9-1																		
This field specifies the maximum number of threadgroups <u>within a GSlice</u> that may be used to execute MeshShader kernels.																			
Range: [0, 2^9-1], representing [1, 2^9] threadgroups.																			
Normally set to the maximum number of threadgroups supported by the TSL unit.																			
Value	Name																		
[0,511]																			
1	31:10	Scratch Space Buffer																	
		<table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[27:6]</td> </tr> <tr> <td colspan="3">Specifies the index of the SURFACE_STATE structure (within the surface state heap) that defines the surface to be used as the Scratch Space Buffer for use by the kernel. As the SURFACE_STATE structures are 64B in size, this field provides bits [27:6] of the structure's byte offset relative to the Surface State Base Address.</td></tr> <tr> <th>Programming Notes</th><th></th><th></th></tr> <tr> <td colspan="3">The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.</td></tr> <tr> <td colspan="3">(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)</td></tr> </table>	Format:	SurfaceStateOffset[27:6]	Specifies the index of the SURFACE_STATE structure (within the surface state heap) that defines the surface to be used as the Scratch Space Buffer for use by the kernel. As the SURFACE_STATE structures are 64B in size, this field provides bits [27:6] of the structure's byte offset relative to the Surface State Base Address .			Programming Notes			The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.			(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)					
Format:	SurfaceStateOffset[27:6]																		
Specifies the index of the SURFACE_STATE structure (within the surface state heap) that defines the surface to be used as the Scratch Space Buffer for use by the kernel. As the SURFACE_STATE structures are 64B in size, this field provides bits [27:6] of the structure's byte offset relative to the Surface State Base Address .																			
Programming Notes																			
The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.																			
(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)																			

3DSTATE_MESH_CONTROL_BODY - 3DSTATE_MESH_CONTROL_BODY

	9:0	Reserved
	Access:	RO
	Format:	MBZ

3DSTATE_MESH_DISTRIB_BODY

3DSTATE_MESH_DISTRIB_BODY - 3DSTATE_MESH_DISTRIB_BODY											
DWord	Bit	Description									
0	31:14	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	13:10	<p>Task Distribution Batch Size</p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field is used to specify the "batch size" used to distribute TaskShader-Enabled 3DMESH commands across the enabled geometry pipelines. The batch size is specified as a power-of-two number of TaskShader threadgroups. E.g., a value of 7 would result in TaskShader-Enabled 3DMESH commands to be distributed in batches of 128 TaskShader threadgroups.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,10]</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0,10]				
Format:	U4										
Value	Name										
[0,10]											
	9:8	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	7:4	<p>Mesh Distribution Batch Size</p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field is used to specify the "batch size" used to distribute TaskShader-Disabled 3DMESH commands across the enabled geometry pipelines. The batch size is specified as a power-of-two number of MeshShader threadgroups. E.g., a value of 7 would result in TaskShader-Disabled 3DMESH commands to be distributed in batches of 128 MeshShader threadgroups.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,10]</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0,10]				
Format:	U4										
Value	Name										
[0,10]											
	3	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	2	<p>Distribution Mode</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>RR_FREE</td> <td>Batches shall be distributed to pipes on a round-robin basis only considering pipes that have credit availability.</td> </tr> <tr> <td>0</td> <td>RR_STRICT [Default]</td> <td>Batches shall be distributed to pipes on a strict round-robin basis.</td> </tr> </tbody> </table>	Value	Name	Description	1	RR_FREE	Batches shall be distributed to pipes on a round-robin basis only considering pipes that have credit availability.	0	RR_STRICT [Default]	Batches shall be distributed to pipes on a strict round-robin basis.
Value	Name	Description									
1	RR_FREE	Batches shall be distributed to pipes on a round-robin basis only considering pipes that have credit availability.									
0	RR_STRICT [Default]	Batches shall be distributed to pipes on a strict round-robin basis.									

3DSTATE_MESH_DISTRIB_BODY - 3DSTATE_MESH_DISTRIB_BODY

		Task Distribution Disable	
	1	<p>Format:</p> <table border="1"> <tr> <td>Disable</td> </tr> </table>	Disable
Disable			
<p>If TRUE, each TaskShader-Enabled 3DMESH command is processed entirely by a single geometry pipeline (i.e., a command cannot be distributed across multiple geometry pipelines).</p> <p>If FALSE, TaskShader-Enabled 3DMESH commands may be distributed across multiple geometry pipelines.</p>			
	0	Mesh Distribution Disable	
		<p>Format:</p> <table border="1"> <tr> <td>Disable</td> </tr> </table>	Disable
Disable			
<p>If TRUE, each TaskShader-Disabled 3DMESH command is processed entirely by a single geometry pipeline (i.e., a command cannot be distributed across multiple geometry pipelines).</p> <p>If FALSE, TaskShader-Disabled 3DMESH commands may be distributed across multiple geometry pipelines.</p>			

3DSTATE_MESH_SHADER_BODY

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

Size (in bits): 224										
Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000001, 0x00000000, 0x00000000, 0x00000000										
DWord	Bit	Description								
0..1	63:32	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
31:6	Kernel Start Pointer <table border="1"> <tr> <td>Format:</td><td>InstructionBaseOffset[31:6]</td></tr> </table> <p>Specifies the 64-byte aligned address offset of the first instruction in the kernel. This pointer is relative to the Instruction Base Address.</p>	Format:	InstructionBaseOffset[31:6]							
Format:	InstructionBaseOffset[31:6]									
5:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
2	Reserved									
2	31	Reserved								
	30:23	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
22:20	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
19	Denorm Mode This field specifies how Float denormalized numbers are handles in the dispatched thread. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Ftz</td><td>Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.</td></tr> <tr> <td>1h</td><td>SetByKernel</td><td>Denorms will be handled in by kernel.</td></tr> </tbody> </table>	Value	Name	Description	0h	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.	1h	SetByKernel	Denorms will be handled in by kernel.
Value	Name	Description								
0h	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.								
1h	SetByKernel	Denorms will be handled in by kernel.								
18	Single Program Flow Specifies whether the kernel program has a single program flow (SIMDnxm with m = 1) or multiple program flows (SIMDnxm with m > 1). <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Multiple</td></tr> <tr> <td>1h</td><td>Single</td></tr> </tbody> </table>		Value	Name	0h	Multiple	1h	Single		
Value	Name									
0h	Multiple									
1h	Single									

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

	17	Reserved	Access:	RO
			Format:	MBZ
	16	Floating Point Mode Specifies the floating-point mode used by the dispatched thread.	Value	Name
			0h	IEEE-754
			1h	Alternate
	15:14	Reserved	Access:	RO
			Format:	MBZ
	13	Illegal Opcode Exception Enable	Format:	Enable
		This bit gets loaded into EU CR0.1[12] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .		
	12	Reserved	Access:	RO
			Format:	MBZ
	11	Mask Stack Exception Enable	Format:	Enable
		This bit gets loaded into EU CR0.1[11]. See <i>Exceptions and ISA Execution Environment</i> .		
	10	Software Exception Enable	Format:	Enable
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .		
	9:0	Local X Maximum	Format:	U10
		The maximum value of the threadgroup's Local ID in X.		
	7	Software Exception Enable	Format:	Enable
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .		
3	31	Reserved	Access:	RO
			Format:	MBZ
	30:28	Number of Barriers	Format:	BARRIER_SIZE
		Specifies number of barriers in the threadgroup.		

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

	27:24	Preferred SLM Allocation Size																	
		<table border="1"> <tr> <td>Format:</td> <td>PREFERRED_SLM_SIZE</td> </tr> </table> <p>Specifies the Preferred SLM Allocation Size per subslice.</p>	Format:	PREFERRED_SLM_SIZE															
Format:	PREFERRED_SLM_SIZE																		
	23:22 Rounding Mode																		
		<table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>RTNE [Default]</td> <td>Round to Nearest Even</td> </tr> <tr> <td>01b</td> <td>RU</td> <td>Round toward +Infinity</td> </tr> <tr> <td>10b</td> <td>RD</td> <td>Round toward -Infinity</td> </tr> <tr> <td>11b</td> <td>RTZ</td> <td>Round toward Zero</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	00b	RTNE [Default]	Round to Nearest Even	01b	RU	Round toward +Infinity	10b	RD	Round toward -Infinity	11b	RTZ	Round toward Zero
Format:	U2																		
Value	Name	Description																	
00b	RTNE [Default]	Round to Nearest Even																	
01b	RU	Round toward +Infinity																	
10b	RD	Round toward -Infinity																	
11b	RTZ	Round toward Zero																	
	21	Reserved																	
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	20:16	Shared Local Memory Size																	
		<table border="1"> <tr> <td>Format:</td> <td>SLM_SIZE</td> </tr> </table> <p>This field indicates how much Shared Local Memory each thread group requires.</p>	Format:	SLM_SIZE															
Format:	SLM_SIZE																		
	15:10	Reserved																	
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	9:0	Number of Threads in GPGPU Thread Group																	
		<table border="1"> <tr> <td>Format:</td> <td>U10</td> </tr> </table> <p>Specifies the number of EU threads that are in each Mesh Shader thread group.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[1,128]</td> <td>[Default]</td> </tr> <tr> <td>[1,64]</td> <td></td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>The Number of Threads in GPGPU Thread Group shall conform to the following: $(\text{SIMD Size} * (\text{Number of Threads in GPGPU Thread Group}-1)) < \text{Local X Max} \leq (\text{SIMD Size} * \text{Number of Threads in GPGPU Thread Group})$</td> </tr> </tbody> </table>	Format:	U10	Value	Name	[1,128]	[Default]	[1,64]		Programming Notes	The Number of Threads in GPGPU Thread Group shall conform to the following: $(\text{SIMD Size} * (\text{Number of Threads in GPGPU Thread Group}-1)) < \text{Local X Max} \leq (\text{SIMD Size} * \text{Number of Threads in GPGPU Thread Group})$							
Format:	U10																		
Value	Name																		
[1,128]	[Default]																		
[1,64]																			
Programming Notes																			
The Number of Threads in GPGPU Thread Group shall conform to the following: $(\text{SIMD Size} * (\text{Number of Threads in GPGPU Thread Group}-1)) < \text{Local X Max} \leq (\text{SIMD Size} * \text{Number of Threads in GPGPU Thread Group})$																			
4	31:30	SIMD Size																	
4		<p>This field determines the size of the payload and the number of bits of the execution mask that are expected. The kernel pointed to by the interface descriptor should match the SIMD declared here.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SIMD8</td> <td>8 LSBs of the execution mask are used</td> </tr> <tr> <td>1</td> <td>SIMD16</td> <td>16 LSBs used in execution mask</td> </tr> </tbody> </table>	Value	Name	Description	0	SIMD8	8 LSBs of the execution mask are used	1	SIMD16	16 LSBs used in execution mask								
Value	Name	Description																	
0	SIMD8	8 LSBs of the execution mask are used																	
1	SIMD16	16 LSBs used in execution mask																	

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

		2	SIMD32	32 bits of execution mask used
29:28	Message SIMD	Format:	U2	
		Specifies the SIMD size of the messages used to access the local data. When the message size is less than the thread SIMD size, then the Local ID are batched so that the smaller message SIMD size keep full cache lines together in fused threads.		
		Value	Name	
		0	SIMD8	
		1	SIMD16	
		2	SIMD32	
		Restriction		
		Message SIMD must be <= Thread SIMD size.		
27:23	Reserved	Access:	RO	
		Format:	MBZ	
22	XPO Required	Format:	Boolean	
		This bit shall be set if the MeshShader kernel requires a valid XPO value to be included in the thread payload. If a subsequent 3DMESH command includes Extended Parameter 0, that value will be included in the thread payload, otherwise the value 0 will be provided as a default. If this bit is clear, any Extended Parameter 0 value in the payload is UNDEFINED.		
21	Accesses UAV	Format:	Boolean	
		This field must be programmed to TRUE if the MeshShader kernel contains an access to a UAV surface.		
20	Systolic Mode Enable	Format:	Enable	
		This bit specifies whether systolic mode is enabled or not. This field is overwritten by the hardware based on the pipeline select systolic mode. This is required as part of the thread dispatch to ensure systolic array operations are only executed when systolic mode is enabled.		
19	Emit Inline Parameter	Format:	Enable	
		When set, all threads in the threadgroup will have a payload register emitted with the Inline Data from this command. This register will immediately follow the register position for all the Local ID payloads.		
		Programming Notes		
		The Inline Parameter is used to pass up to 8 Dwords of addresses for kernel parameters. Passing them inline bypasses the memory latency of fetching those parameters from Indirect Data. Only 1 register of data is supported for inline delivery.		

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

	18	Emit Local ID X				
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>When set, all threads in the threadgroup will have one (SIMD8, SIMD16) or two (SIMD32) payload register(s) emitted containing Local ID X values.</p>	Format:	Enable		
Format:	Enable					
	17	L3 Prefetch Disable				
		<table border="1"> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>If this bit is set, the prefetching of the indirect data into L3 is disabled.</p>	Format:	Disable		
Format:	Disable					
	16:0	Indirect Data Length				
		<table border="1"> <tr> <td>Format:</td><td>U17</td></tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. When present, the indirect data is pre-fetched into the L3 cache for the benefit of the threads that directly load their parameter data.</p>	Format:	U17		
Format:	U17					
		Restriction				
		<p>Indirect Data Length is a multiple of 64 bytes (size of L3 cacheline). Bits [5:0] MBZ. Maximum supported value is $2^{17} - 64$ (total GRF size * maximum threads/threadgroup). Typical value is much smaller: $2^{11} = 32$ cache-lines.</p>				
5	31:0	Execution Mask				
		<p>The execution mask is used with the last thread dispatched in a threadgroup, to mask off the SIMD lanes that are outside the range of number of local IDs in the group. All other threads dispatched in the threadgroup always have all the SIMD lanes enabled. All local IDs in the threadgroup are assumed to be fully packed into all the SIMD lanes, with only the last thread potentially having a partial SIMD lane use. A SIMD32 thread uses all the execution mask bits. A SIMD16 thread uses the lower 16 bits of the execution mask. A SIMD8 thread uses the lower 8 bits of the execution mask..</p>				
6	31	Per-Primitive Data Present				
		<table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> </table> <p>If TRUE, the MeshShader HW will process the Per-Primitive Data array written by the MeshShader threadgroup into the MUE. In this case the Per-Primitive Data Pitch field must be written with a non-zero value. If FALSE, the MeshShader HW will neither expect nor process Per-Primitive Data from the MUE. In this case the Per-Primitive Data Pitch field must be written with a 0 value.</p>	Format:	Boolean		
Format:	Boolean					
	30	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

	29:28	Output Topology																		
		Format: U2																		
<p>This field specifies the geometric Topology to be associated with the primitives output by a MeshShader threadgroup into the MUE. The value programmed also indirectly specifies the number of indices per primitive in the Primitive Index List in the MUE.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff;">Value</th><th style="background-color: #e0f2ff;">Name</th><th style="background-color: #e0f2ff;">Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>POINT</td><td>POINT primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain one local vertex index.</td></tr> <tr> <td>1</td><td>LINE</td><td>LINE primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain two local vertex indices.</td></tr> <tr> <td>2</td><td>TRI</td><td>TRIANGLE primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain three local vertex indices.</td></tr> </tbody> </table>			Value	Name	Description	0	POINT	POINT primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain one local vertex index.	1	LINE	LINE primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain two local vertex indices.	2	TRI	TRIANGLE primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain three local vertex indices.						
Value	Name	Description																		
0	POINT	POINT primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain one local vertex index.																		
1	LINE	LINE primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain two local vertex indices.																		
2	TRI	TRIANGLE primitives shall be output. Each per-primitive entry in the Primitive Index List shall contain three local vertex indices.																		
<p>27:25 Index Format</p>																				
<p>Format: U3</p>																				
<p>This field specifies the expected format of the index values written by a MeshShader threadgroup into the Primitive Indices array in the MUE.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff;">Value</th><th style="background-color: #e0f2ff;">Name</th><th style="background-color: #e0f2ff;">Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>U888X [Default]</td><td>The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.</td></tr> <tr> <td>1</td><td>U101010X</td><td>The index values in the Primitive Indices array are 10-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.</td></tr> <tr> <td>4</td><td>U8</td><td>The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 8-bit indices, depending on topology type. There is no padding between primitives.</td></tr> <tr> <td>5</td><td>U16</td><td>The index values in the Primitive Indices array are 16-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 16-bit indices, depending on topology type. There is no padding between primitives.</td></tr> <tr> <td>3</td><td>U32</td><td>The index values in the Primitive Indices array are 32-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 32b indices, depending on topology type.</td></tr> </tbody> </table>			Value	Name	Description	0	U888X [Default]	The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.	1	U101010X	The index values in the Primitive Indices array are 10-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.	4	U8	The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 8-bit indices, depending on topology type. There is no padding between primitives.	5	U16	The index values in the Primitive Indices array are 16-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 16-bit indices, depending on topology type. There is no padding between primitives.	3	U32	The index values in the Primitive Indices array are 32-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 32b indices, depending on topology type.
Value	Name	Description																		
0	U888X [Default]	The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.																		
1	U101010X	The index values in the Primitive Indices array are 10-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.																		
4	U8	The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 8-bit indices, depending on topology type. There is no padding between primitives.																		
5	U16	The index values in the Primitive Indices array are 16-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 16-bit indices, depending on topology type. There is no padding between primitives.																		
3	U32	The index values in the Primitive Indices array are 32-bit, zero-based indices into the Per-Vertex Data Elements array. Each primitive is represented by one, two or three 32b indices, depending on topology type.																		
<p>26:25 Index Format</p>																				
<p>Format: U2</p>																				
<p>This field specifies the expected format of the index values written by a MeshShader threadgroup into the Primitive Indices array in the MUE.</p>																				

3DSTATE_MESH_SHADER_BODY - 3DSTATE_MESH_SHADER_BODY

<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>U8 [Default]</td><td colspan="2">The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array.</td></tr> <tr> <td>1</td><td>U10</td><td colspan="2">The index values in the Primitive Indices array are 10-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.</td></tr> <tr> <td>3</td><td>U32</td><td colspan="2" rowspan="2">The index values in the Primitive Indices array are 32-bit, zero-based indices into the Per-Vertex Data Elements array.</td></tr> </tbody> </table>				Value	Name	Description		0	U8 [Default]	The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array.		1	U10	The index values in the Primitive Indices array are 10-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.		3	U32	The index values in the Primitive Indices array are 32-bit, zero-based indices into the Per-Vertex Data Elements array.	
Value	Name	Description																	
0	U8 [Default]	The index values in the Primitive Indices array are 8-bit, zero-based indices into the Per-Vertex Data Elements array.																	
1	U10	The index values in the Primitive Indices array are 10-bit, zero-based indices into the Per-Vertex Data Elements array. Up to 3 indices are packed into the low order bits of a DWord, with the remaining high order bits of the DWord RESERVED.																	
3	U32	The index values in the Primitive Indices array are 32-bit, zero-based indices into the Per-Vertex Data Elements array.																	
24:20 Per-Vertex Data Pitch																			
Format:		U5																	
This field specifies the 32B-granular pitch (stride) between Per-Vertex Data Elements in the MUE.																			
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[1,16]</td><td></td></tr> </tbody> </table>		Value	Name	[1,16]															
Value	Name																		
[1,16]																			
19:17 Reserved																			
Access:		RO																	
Format:		MBZ																	
16:12 Per-Primitive Data Pitch																			
Format:		U5																	
This field specifies the 32B-granular pitch (stride) between Per-Primitive Data Elements in the MUE. A value of 0 must be programmed if Per-Primitive Data Present is FALSE.																			
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,16]</td><td></td></tr> </tbody> </table>		Value	Name	[0,16]															
Value	Name																		
[0,16]																			
11:10 Reserved																			
Access:		RO																	
Format:		MBZ																	
9:0 Maximum Primitive Count																			
Format:		U10-1																	
This field specifies the maximum number (minus 1) of primitives that a MeshShader threadgroup can output in a MUE. E.g., a value of 1023 indicates that a MeshShader may output up to and including 1024 primitives in an MUE.																			
The value programmed is used by the MeshShader HW to control its primitive processing logic as well as locate the Per-Primitive Data Element array and the Per-Vertex Data Element array in the MUE. The actual number of primitives output by a MeshShader threadgroup (and subsequently processed by the MeshShader HW) is passed in the Primitive Count field of the MUE, where the Primitive Count must not exceed the maximum number of primitives specified by this field.																			

3DSTATE_MESH_SHADER_DATA_BODY

3DSTATE_MESH_SHADER_DATA_BODY - 3DSTATE_MESH_SHADER_DATA_BODY						
Size (in bits): 288						
DWord	Bit	Description				
0	31:6	<p>Indirect Data Start Address</p> <table border="1"> <tr> <td>Format:</td> <td>GeneralStateOffset[31:6]</td> </tr> </table> <p>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the General State Base Address. It is the 64-byte aligned address of the indirect data.</p> <p>The address is delivered to the kernel in the thread's R0 payload. The kernel is responsible for loading the indirect data from memory into the thread's registers for use.</p> <p>Programming Notes</p> <p>The thread payload layout is a kernel parameter convention coordinated between the driver that writes the indirect data, and the compiler prolog code that loads the indirect data into registers. Different API's may have different conventions.</p>	Format:	GeneralStateOffset[31:6]		
Format:	GeneralStateOffset[31:6]					
	5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
1..8	255:0	<p>Inline Data</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> </table> <p>When 3DSTATE_MESH_SHADER::EmitInlineParameter is enabled, this data is copied as the first cross-thread payload parameter for each thread.</p>	Format:	U32[8]		
Format:	U32[8]					

3DSTATE_MULTISAMPLE_BODY

3DSTATE_MULTISAMPLE_BODY													
DWord	Bit	Description											
0	31:6	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	5	<p>Pixel Position Offset Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Enables the device to offset pixel positions by 0.5 both in horizontal and vertical directions.</p> <p>Programming Notes</p> <p>Setting this field along with setting the Pixel Location to upper left and number of multisamples to greater than one will cause the device to offset pixel positions by 0.5 both in horizontal and vertical directions.</p> <p>It is to be noted this is done to adjust the pixel co-ordinate system to DX9 like, so any WM_HZ_OP screen space rectangles (e.g.: legacy HiZ Clear, Resolve etc.) generated internally by driver in this mode needs to be aware of this offset adjustment and send the rectangles according to alignment restriction taking this offset adjustment into consideration.</p> <p>SW can choose to set this bit only for DX9 API. DX10/OGL API's should not have any effect by setting or not setting this bit.</p>	Format:	Enable									
Format:	Enable												
	4	<p>Pixel Location</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field specifies where the device evaluates "pixel" (vs. centroid or sample) values/attributes.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>CENTER</td> <td>Use the pixel center (0.5, 0.5 offset)</td> </tr> <tr> <td>1h</td> <td>UL_CORNER</td> <td>Use the pixel upper-left corner</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>The programming of this field is assumed to be a function of the API being supported. Specifically, it is expected that OpenGL and DX10+ APIs require CENTER selection, while DX9-APIs require UL_CORNER selection.</p> <p>When 3DSTATE_RASTER::ForcedSampleCount is other than NUMRASTSAMPLES_0, this field must be 0h.</p>	Format:	U1	Value	Name	Description	0h	CENTER	Use the pixel center (0.5, 0.5 offset)	1h	UL_CORNER	Use the pixel upper-left corner
Format:	U1												
Value	Name	Description											
0h	CENTER	Use the pixel center (0.5, 0.5 offset)											
1h	UL_CORNER	Use the pixel upper-left corner											
	3:1	<p>Number of Multisamples</p> <table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>This field specifies how many samples/pixel exist in all RTs and the Depth Buffer, as $\log_2(\#samples)$. This field is valid regardless of the setting of Multisample Rasterization Mode.</p>	Format:	U3									
Format:	U3												

3DSTATE_MULTISAMPLE_BODY				
		Value	Name	Description
		0h	1	1 sample/pixel
		1h	2	2 samples/pixel
		2h	4	4 samples/pixel
		3h	8	8 samples/pixel
		4h	16	16 samples/pixel
		5h-7h	Reserved	
Programming Notes				
The setting of this field must match the Number of Multisamples field in SURFACE_STATE of all bound render targets.				
0	Reserved	Access:	RO	
		Format:	MBZ	

3DSTATE_PRIMITIVE_REPLICATION_BODY

3DSTATE_PRIMITIVE_REPLICATION_BODY								
DWord	Bit	Description						
0	31:16	Replica Mask Specifies which replicas should be drawn. If bit k ($0 \leq k < 16$) is clear, then replica k will not be rasterized. Bits $k \geq \text{numReplicas}$ are ignored						
	15:4	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	3:0	Replication Count <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies the number of replica positions produced by the last pre-raster shader. This value must match the SV_Position array length of the last pre-raster shader <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0h, Fh]</td> <td></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0h, Fh]	
Format:	U4							
Value	Name							
[0h, Fh]								
1	31:28	Viewport Offset[7] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							
	27:24	Viewport Offset[6] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							
	23:20	Viewport Offset[5] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							
	19:16	Viewport Offset[4] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							
	15:12	Viewport Offset[3] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							
	11:8	Viewport Offset[2] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							
	7:4	Viewport Offset[1] <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> Specifies an offset to add to SV_ViewportArrayIndex for each replica	Format:	U4				
Format:	U4							

3DSTATE_PRIMITIVE_REPLICATION_BODY

	3:0	Viewport Offset[0]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
2	31:28	Viewport Offset[15]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	27:24	Viewport Offset[14]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	23:20	Viewport Offset[13]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	19:16	Viewport Offset[12]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	15:12	Viewport Offset[11]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	11:8	Viewport Offset[10]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	7:4	Viewport Offset[9]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
	3:0	Viewport Offset[8]	Format:	U4
Specifies an offset to add to SV_ViewportArrayIndex for each replica				
3	31:28	RTAI Offset[7]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	27:24	RTAI Offset[6]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	23:20	RTAI Offset[5]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	19:16	RTAI Offset[4]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				

3DSTATE_PRIMITIVE_REPLICATION_BODY

	15:12	RTAI_Offset[3]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	11:8	RTAI_Offset[2]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	7:4	RTAI_Offset[1]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	3:0	RTAI_Offset[0]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
4	31:28	RTAI_Offset[15]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	27:24	RTAI_Offset[14]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	23:20	RTAI_Offset[13]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	19:16	RTAI_Offset[12]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	15:12	RTAI_Offset[11]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	11:8	RTAI_Offset[10]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	7:4	RTAI_Offset[9]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				
	3:0	RTAI_Offset[8]	Format:	U4
Specifies an offset to add to SV_RenderTargetArrayIndex for each replica				

3DSTATE_PS_BLEND_BODY

3DSTATE_PS_BLEND_BODY				
DWord	Bit	Description		
0	31	Alpha To Coverage Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, indicates that AlphaToCoverage is on RT[0], since this bit must be set the same for all RTs in the MRT case.</p>	Format:	Enable
Format:	Enable			
	30	Has Writeable RT <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set indicates there is at least one non-null RT w/ at least one channel write enabled</p>	Format:	Enable
Format:	Enable			
	29	Color Buffer Blend Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set indicates that RT[0] has color buffer blend enabled.</p>	Format:	Enable
Format:	Enable			
	28:24	Source Alpha Blend Factor <table border="1"> <tr> <td>Format:</td> <td>3D_Color_Buffer_Blend_Factor</td> </tr> </table> <p>Indicates the "source factor" in alpha Color Buffer Blending stage for RT[0]</p>	Format:	3D_Color_Buffer_Blend_Factor
Format:	3D_Color_Buffer_Blend_Factor			
	23:19	Destination Alpha Blend Factor <table border="1"> <tr> <td>Format:</td> <td>3D_Color_Buffer_Blend_Factor</td> </tr> </table> <p>Indicates the "destination factor" in alpha Color Buffer Blending stage for RT[0]</p>	Format:	3D_Color_Buffer_Blend_Factor
Format:	3D_Color_Buffer_Blend_Factor			
	18:14	Source Blend Factor <table border="1"> <tr> <td>Format:</td> <td>3D_Color_Buffer_Blend_Factor</td> </tr> </table> <p>Indicates the "source factor" in Color Buffer Blending stage for RT[0]</p>	Format:	3D_Color_Buffer_Blend_Factor
Format:	3D_Color_Buffer_Blend_Factor			
	13:9	Destination Blend Factor <table border="1"> <tr> <td>Format:</td> <td>3D_Color_Buffer_Blend_Factor</td> </tr> </table> <p>Indicates the "destination factor" in Color Buffer Blending stage for RT[0]</p>	Format:	3D_Color_Buffer_Blend_Factor
Format:	3D_Color_Buffer_Blend_Factor			
	8	Alpha Test Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Indicates the AlphaTestEnable for RT[0]</p>	Format:	Enable
Format:	Enable			
	7	Independent Alpha Blend Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Indicates the Independent Alpha Blend Enable for RT[0] When enabled, the other fields in this instruction control the combination of the alpha components in the Color Buffer Blend stage. When disabled, the alpha components are combined in the same fashion as the color components.</p>	Format:	Enable
Format:	Enable			

3DSTATE_PS_BLEND_BODY

6:0		Reserved
		Access:
		Format:

3DSTATE_PS_BODY

3DSTATE_PS_BODY																						
DWord	Bit	Description																				
0..1	63:6	<p>Kernel Start Pointer 0</p> <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[63:6]</td> </tr> </table> <p>Specifies the 64-byte aligned address offset of the first instruction in the kernel[0]. This pointer is relative to the Instruction Base Address.</p>	Format:	InstructionBaseOffset[63:6]																		
Format:	InstructionBaseOffset[63:6]																					
5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																	
Access:	RO																					
Format:	MBZ																					
2	31	<p>Single Program Flow</p> <p>Single Program Flow (SPF) specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA Execution Environment.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> <td>Multiple Program Flows</td> </tr> <tr> <td>1h</td> <td>Single</td> <td>Single Program Flows</td> </tr> </tbody> </table>	Value	Name	Description	0h	Multiple	Multiple Program Flows	1h	Single	Single Program Flows											
Value	Name	Description																				
0h	Multiple	Multiple Program Flows																				
1h	Single	Single Program Flows																				
30	<p>Vector Mask Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When SPF=0, Vector Mask Enable (VME) specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask										
Format:	Enable																					
Value	Name	Description																				
0h	Dmask	Channels are enabled based on the dispatch mask																				
1h	Vmask	Channels are enabled based on the vector mask																				
29:27	<p>Sampler Count</p> <p>Specifies how many samplers (in multiples of 4) the vertex shader 0 kernel uses. Used only for prefetching the associated sampler state entries.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,4]</td> <td></td> <td></td> </tr> <tr> <td>0h</td> <td>No Samplers</td> <td>no samplers used</td> </tr> <tr> <td>1h</td> <td>1-4 Samplers</td> <td>between 1 and 4 samplers used</td> </tr> <tr> <td>2h</td> <td>5-8 Samplers</td> <td>between 5 and 8 samplers used</td> </tr> <tr> <td>3h</td> <td>9-12 Samplers</td> <td>between 9 and 12 samplers used</td> </tr> <tr> <td>4h</td> <td>13-16 Samplers</td> <td>between 13 and 16 samplers used</td> </tr> </tbody> </table>	Value	Name	Description	[0,4]			0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used
Value	Name	Description																				
[0,4]																						
0h	No Samplers	no samplers used																				
1h	1-4 Samplers	between 1 and 4 samplers used																				
2h	5-8 Samplers	between 5 and 8 samplers used																				
3h	9-12 Samplers	between 9 and 12 samplers used																				
4h	13-16 Samplers	between 13 and 16 samplers used																				

3DSTATE_PS_BODY

		5h-7h	Reserved															
26	Single Precision Denormal Mode Specifies the single precision denormal mode used by the dispatched thread.																	
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Flushed to Zero</td> <td>Single Precision denormals are flushed to zero</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Retained</td> <td>Single Precision denormals are retained</td> </tr> </tbody> </table>		Value	Name	Description	0h	Flushed to Zero	Single Precision denormals are flushed to zero	1h	Retained	Single Precision denormals are retained							
Value	Name	Description																
0h	Flushed to Zero	Single Precision denormals are flushed to zero																
1h	Retained	Single Precision denormals are retained																
25:18	Binding Table Entry Count Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be advantageous to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if [PS Function Enable] is DISABLED. When [HW Generated Binding Table] bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched. See 3D Pipeline for more information.																	
	Programming Notes																	
	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.																	
17	Thread Dispatch Priority Specifies the priority of the thread for dispatch.																	
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Normal</td> <td>Normal Priority</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>High</td> <td>High Priority</td> </tr> </tbody> </table>			Value	Name	Description	0h	Normal	Normal Priority	1h	High	High Priority						
Value	Name	Description																
0h	Normal	Normal Priority																
1h	High	High Priority																
16	Floating Point Mode Specifies the floating point mode used by the dispatched thread.																	
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>IEEE-754</td> <td>Use IEEE-754 rules</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Alternate</td> <td>Use alternate rules</td> </tr> </tbody> </table>			Value	Name	Description	0h	IEEE-754	Use IEEE-754 rules	1h	Alternate	Use alternate rules						
Value	Name	Description																
0h	IEEE-754	Use IEEE-754 rules																
1h	Alternate	Use alternate rules																
15:14	Rounding Mode Specifies the rounding mode used by the dispatched thread.																	
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>RTNE</td> <td>Round to Nearest Even</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>RU</td> <td>Round toward +infinity</td> </tr> <tr> <td style="text-align: center;">2h</td> <td>RD</td> <td>Round toward -infinity</td> </tr> <tr> <td style="text-align: center;">3h</td> <td>RTZ</td> <td>Round toward zero</td> </tr> </tbody> </table>			Value	Name	Description	0h	RTNE	Round to Nearest Even	1h	RU	Round toward +infinity	2h	RD	Round toward -infinity	3h	RTZ	Round toward zero
Value	Name	Description																
0h	RTNE	Round to Nearest Even																
1h	RU	Round toward +infinity																
2h	RD	Round toward -infinity																
3h	RTZ	Round toward zero																

3DSTATE_PS_BODY

	13	Illegal Opcode Exception Enable		
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable
Format:	Enable			
This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.				
	12	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
	11	Mask Stack Exception Enable		
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable
Format:	Enable			
This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.				
	10:8	Reserved		
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
	7	Software Exception Enable		
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable
Format:	Enable			
This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.				
	6:0	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
3.4	63:32	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
	31:10	Scratch Space Buffer		
		<table border="1"> <tr> <td>Format:</td><td>SurfaceStateOffset[27:6]</td></tr> </table>	Format:	SurfaceStateOffset[27:6]
Format:	SurfaceStateOffset[27:6]			
Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address .				
		Programming Notes		
The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space. (Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)				
Maximum Number of Threads is non-fused physical threads = Number of non-fused EUs times threads per EU				
	9:4	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			

3DSTATE_PS_BODY			
	3:0	Reserved	
		Access:	RO
		Format:	MBZ
5	31:23	Maximum Number of Fused Threads Per PSD	
		Format:	U9-1
		<p style="text-align: center;">Description</p> <p>Specifies the maximum number of simultaneous virtual fused threads allowed to be active per Pixel Shader Dispatch(PSD). PSD serves a pair of subslices. This bit-field can be programmed in the range: [0,95] each integer in the range linearly maps to maximum number of virtual fused threads in the range: [1, 96]. The allowable range is larger than the maximum number of fused physical threads per PSD, which this works out to be 8 (fused) EU's x 8 fused threads/EU = 64 fused physical threads. It is advantageous for performance reasons to allow more virtual threads than physical threads to ensure maximum usage of compute resources.</p> <p>Each fused thread represents 2 threads.</p>	
		<p style="text-align: center;">Programming Notes</p> <p>If this field is changed between 3DPRIMITIVE commands, a PIPE_CONTROL command with Stall at Pixel Scoreboard set is required to be issued.</p> <p>This note only applies to 2 pass AMFS approach where AMFS unit launches Texel Shaders. This deadlock workaround is not needed for 3 pass approach where evaluate message does not cause AMFS unit to spawn Texel Shaders.</p> <p>When Pixel Shader contains one or more evaluate message for Procedural Texture, and AMFS is expected to dispatch Texel Shaders, the maximum number of fused virtual threads must be programmed to be less than maximum number of fused physical threads possible per PSD. Maximum number of fused physical threads is device specific. (see device specific programming notes for this field)This ensures that AMFS unit never gets deadlocked by restricting PSD from using all available compute resources. For typical Procedural Texture usage model we can program one less than maximum physical fused threads.</p>	
	22	Reserved	
		Access:	RO
		Format:	MBZ
	21	Pixel Scoreboard Disable	
		<p>Setting this bit disables the pixel shader scoreboard for ordering the RTs and ROVs on the same screen space coordinates.</p> <p style="text-align: center;">Programming Notes</p> <p>There are cases when ordering the render target outputs or ROV outputs from the shader, for example:</p> <ol style="list-style-type: none"> 1) all blend functions are commutative, here are the most common cases: BLEND_OP = ADD or MIN or MAX and both src and dst blend factors are constants= 1.0. 2) There is no over-draw in the render pass (for example full screen 3D PASS which accesses a pixel in the color buffer just once). 	

3DSTATE_PS_BODY

		When HW detects the change in this bit, it implicitly performs the PS scoreboard stall before allowing the subsequent group of pixel shader threads.						
20	Reserved	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
19:12	Clear/Resolve BTI for Render Target	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d3d3d3; text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">When Color Clear or Resolve bit is set in this state packet, this bit field indicates BTI to be used to access the Render Target Surface that's being cleared/resolved.</td></tr> </tbody> </table>	Description	When Color Clear or Resolve bit is set in this state packet, this bit field indicates BTI to be used to access the Render Target Surface that's being cleared/resolved.				
Description								
When Color Clear or Resolve bit is set in this state packet, this bit field indicates BTI to be used to access the Render Target Surface that's being cleared/resolved.								
11	Push Constant Enable	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field must be enabled if the sum of the PS Constant Buffer [3:0] Read Length fields in 3DSTATE_CONSTANT_PS is nonzero, and must be disabled if the sum is zero.</p>	Format:	Enable				
Format:	Enable							
10	3D Scoreboard Address Size select	<p>Select the granularity use for scoreboard address calculation.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d3d3d3; text-align: center; padding: 2px;">Value</th><th style="background-color: #d3d3d3; text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">2x2</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">4x2</td></tr> </tbody> </table> <p>Programming Notes</p> <p>This bit field allows programmable pixel scoreboard granularity: 2X2 pixel block(value = 0) or 4X2 pixel block(value = 1). When the value of this bit field changes, HW detects the change and takes the action to either force thread-group dependency or stalls at the scoreboard (based on the MMIO(PSS_MODE2):Thread Group Dependency Control).</p> <p>When enabling fused-SIMD32 dispatch mode, HW implicitly sets the scoreboard size to 4X2 independent of the value of this bit-field.</p>	Value	Name	0h	2x2	1h	4x2
Value	Name							
0h	2x2							
1h	4x2							
9	Overlapping Subspans Enable	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field indicates if two subspans (from two objects) rasterized to same screen-space XY coordinates can be packed into a single EU thread payload or across fused threads.</p> <p>The shader compiler must set this field to DISABLED when pixel shader code requires serialized execution on per-pixel basis; examples include pixel shader using RT reads or pixel sync.</p> <p>This field must be set to DISABLED if kernel has any coding structures that can create possibility of younger object (e.g. upper fused thread or upper SIMD8 of dual-SIMD8 pair) to issue message before older object in fused thread.</p> <p>Examples include:</p> <ul style="list-style-type: none"> • SIMD16/dual-SIMD8 thread issuing 2 SIMD8 messages • A message issued from within if-else. (if message else different message) • 3DSTATE_PS_EXTRA:killpix is set and depth/stencil write is enabled 	Format:	Enable				
Format:	Enable							

3DSTATE_PS_BODY

		<ul style="list-style-type: none"> • 3DSTATE_PS_EXTRA:computed depth/stencil is set and depth/stencil write is enabled • Read and write to same UAV or RT 																
Programming Notes																		
When 3DSTATE_PS:Pixel Scoreboard Disable is set, this field must be set . The intent of scoreboard disable is to allow overlapping primitives in the shader stage and therefore disabling overlapping pixels defeats the purpose of this optimization.																		
8	Render Target Fast Clear Enable	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Enable</td> </tr> <tr> <td colspan="2" style="padding: 2px;"> This field is set to enable fast clear of the bound render targets. See ""Render Target Fast Clear"" and ""MCS/CCS Buffers for Render Targets"" for restrictions on enabling this field. A general programming sequence for doing the Render Target Fast Clear requires: -- setting up the Render Target State with RT that needs to be cleared as well as clear value is stored at the Clear Value Address in the RT State -- Provide the BTI for that RT in this state packet -- set this bit in the state packet provided the fast clear guidelines described in the Fast Clear section of the Bspec -- DRAW command with a rectangle (scaled appropriately) as a primitive </td> </tr> </table>	Format:	Enable	This field is set to enable fast clear of the bound render targets. See " "Render Target Fast Clear" " and " "MCS/CCS Buffers for Render Targets" " for restrictions on enabling this field. A general programming sequence for doing the Render Target Fast Clear requires: -- setting up the Render Target State with RT that needs to be cleared as well as clear value is stored at the Clear Value Address in the RT State -- Provide the BTI for that RT in this state packet -- set this bit in the state packet provided the fast clear guidelines described in the Fast Clear section of the Bspec -- DRAW command with a rectangle (scaled appropriately) as a primitive													
Format:	Enable																	
This field is set to enable fast clear of the bound render targets. See " "Render Target Fast Clear" " and " "MCS/CCS Buffers for Render Targets" " for restrictions on enabling this field. A general programming sequence for doing the Render Target Fast Clear requires: -- setting up the Render Target State with RT that needs to be cleared as well as clear value is stored at the Clear Value Address in the RT State -- Provide the BTI for that RT in this state packet -- set this bit in the state packet provided the fast clear guidelines described in the Fast Clear section of the Bspec -- DRAW command with a rectangle (scaled appropriately) as a primitive																		
Programming Notes																		
For PoSH based Tiled Rendering, Color Fast clear can be inside the tile pass without significant performance penalty and it does not require render cache flush after fast clear of color.																		
When this bit is set, corresponding BTI for the render target that is being cleared must be equal to 0.																		
When this bit is set, RENDER_SURFACE_STATE type must not be NULL.																		
7:6	Render Target Resolve Type	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U2</td> </tr> <tr> <td colspan="2" style="padding: 2px;"> Specifies what type of Render Target Resolve is needed for the surface to be consumed properly by the end Client. Programming notes below. </td> </tr> </table>	Format:	U2	Specifies what type of Render Target Resolve is needed for the surface to be consumed properly by the end Client. Programming notes below.													
Format:	U2																	
Specifies what type of Render Target Resolve is needed for the surface to be consumed properly by the end Client. Programming notes below.																		
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 40%;">Description</th> <th style="width: 30%;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>RESOLVE_DISABLED</td> <td>No Resolve Needed</td> <td></td> </tr> <tr> <td>1h</td> <td>RESOLVE_PARTIAL</td> <td>Partial resolve is for resolving RT for clear values i.e. it leaves no cache lines at implied clear value.</td> <td>Display engine does not support unresolved clear values in the display buffer, hence this resolve is required before binding any compressed RT to the display via flip commands.</td> </tr> <tr> <td>2h</td> <td>FAST_CLEAR_0</td> <td>Fast Clear to 0 during Clear Pass; Used to Initialize CCS Buffer with 0s to support Lossless Compressed Without Clear.</td> <td>This state has to be programmed only with Render Target Fast Clear Enable described above. If the Render Target Fast Clear = 0, this Field Cannot be programmed to 2h.</td> </tr> </tbody> </table>			Value	Name	Description	Programming Notes	0h	RESOLVE_DISABLED	No Resolve Needed		1h	RESOLVE_PARTIAL	Partial resolve is for resolving RT for clear values i.e. it leaves no cache lines at implied clear value.	Display engine does not support unresolved clear values in the display buffer, hence this resolve is required before binding any compressed RT to the display via flip commands.	2h	FAST_CLEAR_0	Fast Clear to 0 during Clear Pass; Used to Initialize CCS Buffer with 0s to support Lossless Compressed Without Clear.	This state has to be programmed only with Render Target Fast Clear Enable described above. If the Render Target Fast Clear = 0, this Field Cannot be programmed to 2h.
Value	Name	Description	Programming Notes															
0h	RESOLVE_DISABLED	No Resolve Needed																
1h	RESOLVE_PARTIAL	Partial resolve is for resolving RT for clear values i.e. it leaves no cache lines at implied clear value.	Display engine does not support unresolved clear values in the display buffer, hence this resolve is required before binding any compressed RT to the display via flip commands.															
2h	FAST_CLEAR_0	Fast Clear to 0 during Clear Pass; Used to Initialize CCS Buffer with 0s to support Lossless Compressed Without Clear.	This state has to be programmed only with Render Target Fast Clear Enable described above. If the Render Target Fast Clear = 0, this Field Cannot be programmed to 2h.															

3DSTATE_PS_BODY

		3h	RESOLVE_FULL	Full Resolve is for Resolving RT for Clear/Compressed to Uncompressed State																
Programming Notes																				
When this bit is set, corresponding BTI for the render target that is being resolved must be equal to 0.																				
When this bit is set, RENDER_SURFACE_STATE type must not be NULL.																				
For multisample render target, this field must be RESOLVE_DISABLED.																				
5	Dual-SIMD8 Dispatch Enabled	Format:	Enable																	
	This field determines type of pixel shader enabled by 8 Pixel Dispatch or Dual-8 Pixel Dispatch Enable field.																			
	If DISABLED, the pixel shader kernel receives SIMD8 payload (8 pixels from 1 object). If ENABLED, the pixel shader kernel receives dual-SIMD8 payload (8 pixels from 1 st object and 8 pixels from 2 nd object)																			
4:3	Position XY Offset Select	Format:	U2																	
	This field specifies if/what Position XY Offset values are passed in the PS payload. Note that these are per-slot (pixel sample) offsets, and therefore separate from the subspan XY coordinates passed in R1.																			
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; color: blue;">Value</th> <th style="text-align: left; color: blue;">Name</th> <th style="text-align: left; color: blue;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>POSOFFSET_NONE</td> <td>No Position XY Offsets are included in the PS payload.</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>2h</td> <td>POSOFFSET_CENTROID</td> <td>Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).</td> </tr> <tr> <td>3h</td> <td>POSOFFSET_SAMPLE</td> <td>Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).</td> </tr> </tbody> </table>					Value	Name	Description	0h	POSOFFSET_NONE	No Position XY Offsets are included in the PS payload.	1h	Reserved		2h	POSOFFSET_CENTROID	Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).	3h	POSOFFSET_SAMPLE	Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).
Value	Name	Description																		
0h	POSOFFSET_NONE	No Position XY Offsets are included in the PS payload.																		
1h	Reserved																			
2h	POSOFFSET_CENTROID	Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).																		
3h	POSOFFSET_SAMPLE	Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).																		
	Programming Notes																			
	SW Recommendation: If the PS kernel needs the Position Offsets to compute a Position XY value, this field should match Position ZW Interpolation Mode to ensure a consistent position.xyzw computation																			
	If the PS kernel does not need the Position XY Offsets to compute a Position Value, then this field should be programmed to POSOFFSET_NONE, as the PS kernel should be using the various barycentric inputs to evaluate other-than-position attributes. However, this field can be used to pass Centroid or Sample offsets in the payload for special test modes (e.g., where barycentric coordinates are computed in the PS vs. being HW-generated and passed in the payload).																			
	MSDISPMODE_PERSAMPLE is required in order to select POSOFFSET_SAMPLE.																			

3DSTATE_PS_BODY

		32 Pixel Dispatch Enable															
	2	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2">Enables the Windower to dispatch 8 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</td></tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td></tr> <tr> <td colspan="2">When NUM_MULTISAMPLES = 16 or FORCE_SAMPLE_COUNT = 16, SIMD32 Dispatch must not be enabled for PER_PIXEL dispatch mode.</td></tr> <tr> <td colspan="2">Must not be enabled when dispatch rate is sample AND NUM_MULTISAMPLES > 1. SIMD32 may only be enabled if SIMD16 or (dual)SIMD8 is also enabled.</td></tr> <tr> <td colspan="2">Must not be enabled when dispatch rate is coarse.</td></tr> </table>	Format:	Enable	Enables the Windower to dispatch 8 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.		Programming Notes		When NUM_MULTISAMPLES = 16 or FORCE_SAMPLE_COUNT = 16, SIMD32 Dispatch must not be enabled for PER_PIXEL dispatch mode.		Must not be enabled when dispatch rate is sample AND NUM_MULTISAMPLES > 1. SIMD32 may only be enabled if SIMD16 or (dual)SIMD8 is also enabled.		Must not be enabled when dispatch rate is coarse.				
Format:	Enable																
Enables the Windower to dispatch 8 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.																	
Programming Notes																	
When NUM_MULTISAMPLES = 16 or FORCE_SAMPLE_COUNT = 16, SIMD32 Dispatch must not be enabled for PER_PIXEL dispatch mode.																	
Must not be enabled when dispatch rate is sample AND NUM_MULTISAMPLES > 1. SIMD32 may only be enabled if SIMD16 or (dual)SIMD8 is also enabled.																	
Must not be enabled when dispatch rate is coarse.																	
	1	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2">Enables the Windower to dispatch 4 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</td></tr> </table>	Format:	Enable	Enables the Windower to dispatch 4 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.												
Format:	Enable																
Enables the Windower to dispatch 4 subspans in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.																	
	0	<table border="1"> <tr> <td>8 Pixel Dispatch Enable</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2" style="text-align: center;">Description</td></tr> <tr> <td colspan="2">Enables the Windower to dispatch 2 subspans from 1 object (polygon) in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</td></tr> <tr> <td colspan="2">If Dual-SIMD8 Dispatch Enabled, kernel pointer referenced by this field isDual-SIMD8 kernel pointer instead of SIMD8 kernel pointer. Dual-SIMD8 and SIMD8 modes are mutually exclusive and use the same kernel pointer entry.</td></tr> <tr> <td colspan="2">If Dual-SIMD8 Dispatch Enabled, the Widower packs 2 subspans from one object followed by 2 subspans from another object into one PS thread payload.</td></tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td></tr> <tr> <td colspan="2">When Render Target Fast Clear Enable is ENABLED or Render Target Resolve Type = RESOLVE_PARTIAL or RESOLVE_FULL, this bit must be DISABLED.</td></tr> </table>	8 Pixel Dispatch Enable	Format:	Enable	Description		Enables the Windower to dispatch 2 subspans from 1 object (polygon) in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.		If Dual-SIMD8 Dispatch Enabled, kernel pointer referenced by this field isDual-SIMD8 kernel pointer instead of SIMD8 kernel pointer. Dual-SIMD8 and SIMD8 modes are mutually exclusive and use the same kernel pointer entry.		If Dual-SIMD8 Dispatch Enabled, the Widower packs 2 subspans from one object followed by 2 subspans from another object into one PS thread payload.		Programming Notes		When Render Target Fast Clear Enable is ENABLED or Render Target Resolve Type = RESOLVE_PARTIAL or RESOLVE_FULL, this bit must be DISABLED.	
8 Pixel Dispatch Enable																	
Format:	Enable																
Description																	
Enables the Windower to dispatch 2 subspans from 1 object (polygon) in one payload. Variable Pixel Dispatch in Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.																	
If Dual-SIMD8 Dispatch Enabled, kernel pointer referenced by this field isDual-SIMD8 kernel pointer instead of SIMD8 kernel pointer. Dual-SIMD8 and SIMD8 modes are mutually exclusive and use the same kernel pointer entry.																	
If Dual-SIMD8 Dispatch Enabled, the Widower packs 2 subspans from one object followed by 2 subspans from another object into one PS thread payload.																	
Programming Notes																	
When Render Target Fast Clear Enable is ENABLED or Render Target Resolve Type = RESOLVE_PARTIAL or RESOLVE_FULL, this bit must be DISABLED.																	
6	31:23	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	22:16	Dispatch GRF Start Register For Constant/Setup Data 0 <table border="1"> <tr> <td>Format:</td><td>U7</td></tr> <tr> <td colspan="2">Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[0].</td></tr> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> <tr> <td>[0,127]</td><td></td></tr> </table>	Format:	U7	Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[0].		Value	Name	[0,127]								
Format:	U7																
Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[0].																	
Value	Name																
[0,127]																	

3DSTATE_PS_BODY

	15	Reserved	Access:	RO
			Format:	MBZ
	14:8	Dispatch GRF Start Register For Constant/Setup Data 1	Format:	U7
			Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[1].	
			Value	Name
			[0,127]	
	7	Reserved	Access:	RO
			Format:	MBZ
	6:0	Dispatch GRF Start Register For Constant/Setup Data 2	Format:	U7
			Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[2].	
			Value	Name
			[0,127]	
7..8	63:6	Kernel Start Pointer 1	Format:	InstructionBaseOffset[63:6]
			Specifies the 64-byte aligned address offset of the first instruction in kernel[1]. This pointer is relative to the Instruction Base Address.	
	5:0	Reserved	Access:	RO
			Format:	MBZ
9..10	63:6	Kernel Start Pointer 2	Format:	InstructionBaseOffset[63:6]
			Specifies the 64-byte aligned address offset of the first instruction in kernel[2]. This pointer is relative to the Instruction Base Address .	
	5:0	Reserved	Access:	RO
			Format:	MBZ

3DSTATE_PS_EXTRA_BODY

3DSTATE_PS_EXTRA_BODY				
DWord	Bit	Description		
0	31	<p>Pixel Shader Valid</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set indicates a valid pixel shader. When this bit clear the rest of this command should also be clear.</p>	Format:	Enable
Format:	Enable			
	30	<p>Pixel Shader Does not write to RT</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set indicates the pixel shader does not write to render target.</p> <p>Programming Notes</p> <p>When Pixel Shader writes to UAV but does not write to RT, a dummy render target write is required to convey EOT to the PS dispatch function. Hence, this bit must be reset in this case. If there is no RT or a NULL RT, Pixel Shader Kills Pixel is reset, and there is no UAV output from PS. SW must set this bit.</p> <p>When Pixel Shader Kills Pixel is set, SW must perform a dummy render target write from the shader and not set this bit, so that Occlusion Query is correct.</p> <p>When Pixel Shader has evaluated message present, i.e. '3DSTATE_PS_EXTRA:PS has Evaluate Message' is enabled, this bit field must be reset.</p>	Format:	Enable
Format:	Enable			
	29	<p>oMask Present to Render Target</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit is inserted in the PS payload header and made available to the DataPort (either via the message header or via header bypass) to indicate that oMask data from the shader (one or two phases) is included in Render Target Write messages. If present, the oMask data is used to mask off samples.</p>	Format:	Enable
Format:	Enable			
	28	<p>Pixel Shader Kills Pixel</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel has the ability to kill (discard) pixels or samples, other than due to depth or stencil testing. This bit is required to be ENABLED in the following situations:</p> <ul style="list-style-type: none"> The API pixel shader program contains "killpix" or "discard" instructions, or other code in the pixel shader kernel that can cause the final pixel mask to differ from the pixel mask received on dispatch. 	Format:	Enable
Format:	Enable			
	27:26	<p>Pixel Shader Computed Depth Mode</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field specifies the computed depth mode for the pixel shader.</p>	Format:	U2
Format:	U2			

3DSTATE_PS_EXTRA_BODY

	Value	Name	Description		
	0h	PSCDEPTH_OFF	Pixel shader does not compute depth		
	1h	PSCDEPTH_ON	Pixel shader computes depth with no guarantee as to its value		
	2h	PSCDEPTH_ON_GE			
	3h	PSCDEPTH_ON_LE	Pixel shader computes depth and guarantees that oDepth <= SourceDepth If the Position ZW interpolation mode in 3DSTATE_WM does not match the DX Multisample Rasterization mode in 3DSTATE_RASTER, HW will internally convert to PSCDEPTH_ON.		
Programming Notes					
If this field is set to any value other than PSCDEPTH_OFF, a multi-phase shader (i.e. dispatch RATE_COARSE or RATE_PIXEL with pixel/sample loops or sample loop respectively) must output depth and render targets only at the last phase.					
When PS dispatch rate is COARSE_RATE, this field must be programmed to PSCDEPTH_OFF.					
25	Force Computed Depth				
	Format:		Enable		
Programming Notes					
This field should be left DISABLED. This field should not be tested for functional validation.					
24	Pixel Shader Uses Source Depth				
	Format:		Enable		
This bit, if ENABLED, indicates that the PS kernel requires the source depth value (vPos.z) to be passed in the payload. The source depth value is interpolated according to the Position ZW Interpolation Mode state.					
Programming Notes					
This bit cannot be enabled when dispatch rate is RATE_COARSE					
23	Pixel Shader Uses Source W				
	Format:		Enable		
This bit, if ENABLED, indicates that the PS kernel requires the interpolated source W value (vPos.w) to be passed in the payload. The W value is interpolated according to the Position ZW Interpolation Mode state.					
22	Pixel Shader Requires Requested Coarse Pixel Shading Size				
	Format:		Enable		
This bit, if ENABLED, indicates that the PS kernel requires values of requested coarse pixel shading size to be passed in the payload for each 2x2 coarse pixel quad. Note: Actual coarse pixel shading rate is always delivered (constant across thread slot). This bit can only be set when dispatch rate is RATE_COARSE.					

3DSTATE_PS_EXTRA_BODY

	21 Pixel Shader Requires Source Depth and/or W Plane Coefficients						
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel requires the source depth and/or W plane equations to be passed in the payload. Note: both attributes are always delivered in same message phase, even if only one is used.</p>	Format:	Enable				
Format:	Enable						
20 Pixel Shader Requires Perspective Bary Plane Coefficients							
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel requires the perspective plane coefficients to be passed in the payload.</p>	Format:	Enable				
Format:	Enable						
19 Pixel Shader Requires Non-Perspective Bary Plane Coefficients							
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel requires the non-perspective plane coefficients to be passed in the payload.</p>	Format:	Enable				
Format:	Enable						
18 Pixel Shader Requires Subpixel Sample Offsets							
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the PS kernel requires the sub-pixel sample offsets to be passed in the payload.</p>	Format:	Enable				
Format:	Enable						
17 Enable PS dependency on CPsize change							
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that a PS kernel must have a dependency set on all previously dispatched PS kernels with a different CPsize. Dependency is not required when CPsize changes within the same object.</p>	Format:	Enable				
Format:	Enable						
Programming Notes							
	<p>This bit must be set when:</p> <ul style="list-style-type: none"> • per-primitive CPsize is used • Overlapping viewports with different CPsize 						
16:12 Reserved							
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
11 PS has Evaluate Message							
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable				
Format:	Enable						
Description							
	<p>This bit indicates if Pixel Shader has Evaluate Message typically used in conjunction with AMFS.</p>						
<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable [Default]</td> </tr> <tr> <td>1</td> <td>Enable</td> </tr> </tbody> </table>		Value	Name	0	Disable [Default]	1	Enable
Value	Name						
0	Disable [Default]						
1	Enable						

3DSTATE_PS_EXTRA_BODY

		Programming Notes	
		This bit must be reset if 3DSTATE_PS_EXTRA:PS Valid bit is not set.	
		This bit must be reset if Cache Mode Register 1 [6] is set , ie Shader Independent AMFS is enabled	
		This bit must be programmed to 0	
10:9	Reserved	Access:	RO
		Format:	MBZ
8	Attribute Enable	Format:	Enable
Description			
This field must be enabled if the Number of SF Output Attributes field in 3DSTATE_SBE is nonzero, and must be disabled if that field is zero.			
This field must be enabled if any of the following is true. <ul style="list-style-type: none"> • 3DSTATE_SBE::NumberSFOOutputAttributes is non-zero • 3DSTATE_MESH_CONTROL::MeshShaderEnable is set and 3DSTATE_SBE_MESH::Per-PrimitiveURBEntryOutputReadLength is non-zero 			
If none of the above are true, then this field must be disabled.			
7	Pixel Shader Disables Alpha To Coverage	Format:	Enable
		When set indicates the pixel shader AlphaToCoverage should be disabled due to oMask output. The setting of this bit is API dependent.	
6	Pixel Shader Is Per Sample	Format:	Enable
		This bit, when ENABLED, indicates that the pixel shader is dispatched at the per sample shading rate. If this bit is DISABLED, the dispatch rate is determined by the value of Pixel Shader Is Per Coarse Pixel. If this bit is ENABLED, Pixel Shader Is Per Coarse Pixel bit must be DISABLED.	
5	Pixel Shader Computes Stencil	Format:	Enable
		This field when set indicates that the pixel shader computes the stencil reference value.	
Programming Notes			
		If this field is ENABLED, a multi-phase shader (i.e. dispatch RATE_COARSE or RATE_PIXEL with pixel/sample loops or sample loop respectively) must output stencil and render targets only at the last phase.	
		When Pixel Shader is at COARSE_RATE, this field must not be set.	

3DSTATE_PS_EXTRA_BODY

	4	Pixel Shader Is Per Coarse Pixel																	
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If Pixel Shader Is Per Sample is DISABLED and this bit is ENABLED, the pixel shader is dispatched at the per coarse pixel shading rate. If Pixel Shader Is Per Sample is DISABLED and this bit is DISABLED, the pixel shader is dispatched at the per pixel shading rate. If Pixel Shader Is Per Sample is ENABLED, this bit must be DISABLED.</p>	Format:	Enable															
Format:	Enable																		
Programming Notes																			
If 3DSTATE_RASTER::ForcedSampleCount != NUMRASTSAMPLES_0, this bit field must not be set i.e. either Pixel Rate or Sample Rate shading is allowed. This is based on VRS spec.																			
Restriction																			
SIMD32 kernel version cannot be configured when this bit is ENABLED.																			
	3	Pixel Shader Pulls Bary																	
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This bit indicates if Pixel Shader uses Pull Bary i.e. PI message. If this bit is reset, PS does not do Pull Bary.</p>	Format:	Enable															
Format:	Enable																		
	2	Pixel Shader Has UAV																	
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td>Format:</td><td>U1 Enumerated Type</td></tr> </table> <p>This field when set indicates that the pixel shader has a UAV attached to it.</p>	Format:	Enable	Format:	U1 Enumerated Type													
Format:	Enable																		
Format:	U1 Enumerated Type																		
	1:0	Input Coverage Mask State																	
		<table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>This field indicates the type of input coverage mask that the PS kernel requires to be passed in the payload.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>NONE</td><td>Pixel shader does not use input coverage masks.</td></tr> <tr> <td>1h</td><td>NORMAL</td><td>Input Coverage masks based on outer conservatism and factors in SAMPLE_MASKs. If Pixel is conservatively covered, all samples are enabled.</td></tr> <tr> <td>2h</td><td>INNER_CONSERVATIVE</td><td>Input Coverage masks based on inner conservatism. If Pixel is conservatively fully covered all samples are enabled else none of the samples are covered.</td></tr> <tr> <td>3h</td><td>DEPTH_COVERAGE</td><td>Input coverage masks are computed after factoring depth/stencil test results, only if Early Depth Stencil Test is enabled. If Early Depth Stencil Test is not enabled, HW uses NORMAL Input Coverage Masks.</td></tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h	NONE	Pixel shader does not use input coverage masks.	1h	NORMAL	Input Coverage masks based on outer conservatism and factors in SAMPLE_MASKs. If Pixel is conservatively covered, all samples are enabled.	2h	INNER_CONSERVATIVE	Input Coverage masks based on inner conservatism. If Pixel is conservatively fully covered all samples are enabled else none of the samples are covered.	3h	DEPTH_COVERAGE	Input coverage masks are computed after factoring depth/stencil test results, only if Early Depth Stencil Test is enabled. If Early Depth Stencil Test is not enabled, HW uses NORMAL Input Coverage Masks.
Format:	U2																		
Value	Name	Description																	
0h	NONE	Pixel shader does not use input coverage masks.																	
1h	NORMAL	Input Coverage masks based on outer conservatism and factors in SAMPLE_MASKs. If Pixel is conservatively covered, all samples are enabled.																	
2h	INNER_CONSERVATIVE	Input Coverage masks based on inner conservatism. If Pixel is conservatively fully covered all samples are enabled else none of the samples are covered.																	
3h	DEPTH_COVERAGE	Input coverage masks are computed after factoring depth/stencil test results, only if Early Depth Stencil Test is enabled. If Early Depth Stencil Test is not enabled, HW uses NORMAL Input Coverage Masks.																	

3DSTATE_PTBR_MARKER_BODY

<u>3DSTATE_PTBR_MARKER_BODY</u>		
DWord	Bit	Description
0	31:2	Reserved
		Access: RO
		Format: MBZ
0	1	End of Tile
		Format: Enable When set, indicates marker stating End of Tile in the command sequence.
0	0	Start of Tile
		Format: Enable When set, indicates marker stating Start of Tile in the command sequence.

3DSTATE_PTBR_TILE_SELECT_BODY

3DSTATE_PTBR_TILE_SELECT_BODY												
DWord	Bit	Description										
0	31	Free Render List Disable										
		Format:	Disable									
		This bit controls the recycling (Freeing up, add back to the free pool) of the visibility data pages by render pipe.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Render pipe will free the pages to be recycled after consuming the visibility data for the current tile.</td> </tr> <tr> <td>1</td> <td></td> <td>Render pipe will not free the pages to be recycled after consuming the visibility data for the current tile.</td> </tr> </tbody> </table>		Value	Name	Description	0		Render pipe will free the pages to be recycled after consuming the visibility data for the current tile.	1		Render pipe will not free the pages to be recycled after consuming the visibility data for the current tile.
Value	Name	Description										
0		Render pipe will free the pages to be recycled after consuming the visibility data for the current tile.										
1		Render pipe will not free the pages to be recycled after consuming the visibility data for the current tile.										
	30	Geometry Statistics Disable										
		Format:	Disable									
		This bit controls the incrementing statistics counters in geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF).										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>Geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF)will increment their pipeline statistics counters.</td> </tr> <tr> <td>1</td> <td></td> <td>Geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF)will not increment their pipeline statistics counters.</td> </tr> </tbody> </table>		Value	Name	Description	0	[Default]	Geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF)will increment their pipeline statistics counters.	1		Geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF)will not increment their pipeline statistics counters.
Value	Name	Description										
0	[Default]	Geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF)will increment their pipeline statistics counters.										
1		Geometry units (VF, VS, HS, TE, TDS, GS, SOL, CL, SF)will not increment their pipeline statistics counters.										
	29:24	Reserved										
		Access:	RO									
		Format:	MBZ									
	23:16	Render List Index										
		Format:	U8									
		Specifies the index in to the Render-List for the current Tile. Range [0..127].										
		HW will fetch the starting page offset for the visibility data of the current tile from below memory location [{render_list_base_address[47:12], 12b0} + {render_list_pointer[31:6], 6b0} + (Render List Index «1)]										
		Programming Notes										
		Render List Index must be set to 0 when 3DSTATE_TILE_PASS_INFO:Tile Count is 0x0 for the corresponding Tile Pass.										

3DSTATE_PTBR_TILE_SELECT_BODY

	15:10	Reserved		
		Access:	RO	
		Format:	MBZ	
	9:0	Tile Rect Array Index		
		Format:	U10	
		Specifies the index in to the Tile Rect Array of the current Tile Pass. Range [0..1023]. HW will fetch the RECT_STATE of the current tile from below memory location [{dynamic_state_base_address[47:12], 12b0} + {Tile Rect Array Pointer[31:6], 6b0} + (Tile Index<<3)]		
		Programming Notes		
		Tile Rect Array Index must be set to 0 when 3DSTATE_TILE_PASS_INFO:Tile Count is 0x0 for the corresponding Tile Pass.		

3DSTATE_RASTER_BODY

3DSTATE_RASTER_BODY																	
DWord	Bit	Description															
0	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	28:27	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	26	<p>Viewport Z Far Clip Test Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to control whether the Viewport Z Far extent is considered in VertexClipTest.</p>	Format:	Enable													
Format:	Enable																
	25	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	24	<p>Conservative Rasterization Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field when set enables conservative rasterization rules for all primitives except rectangles, points and lines. For rectangle, points and lines, setting this bit is ignored by hardware.</p> <p style="background-color: #e0e0ff; text-align: center;">Programming Notes</p> <p>This bit must not be set for primitives with poly-stippling enabled or native rectlist. When this bit is set, sampling mode must be set to "Centre" sampling i.e 3DSTATE_MULTISAMPLE::Pixel Location set to CENTER</p>	Format:	Enable													
Format:	Enable																
	23:22	<p>API Mode</p> <p>Software sets this field according to the API's version. These bits are set for DX9 or OGL/DX10.0/DX10.1+/DX11.1 per the following values.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>DX9/OGL</td> <td></td> </tr> <tr> <td>1h</td> <td>DX10.0</td> <td></td> </tr> <tr> <td>2h</td> <td>DX10.1+</td> <td>This is used for DX10.1+ and Vulkan API</td> </tr> <tr> <td>3h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	0h	DX9/OGL		1h	DX10.0		2h	DX10.1+	This is used for DX10.1+ and Vulkan API	3h	Reserved	
Value	Name	Description															
0h	DX9/OGL																
1h	DX10.0																
2h	DX10.1+	This is used for DX10.1+ and Vulkan API															
3h	Reserved																
	21	<p>Front Winding</p> <p>Determines whether a triangle object is considered "front facing" if the screen space vertex positions, when traversed in the order, result in a clockwise (CW) or counter-clockwise (CCW) winding order. Does not apply to points or lines.</p>															

3DSTATE_RASTER_BODY

		Value	Name	Description
		0h	Clockwise	FRONTWINDING_CW
		1h	Counter Clockwise [Default]	FRONTWINDING_CCW
20:18	Forced Sample Count			
	Format:			U3
	This field specifies how many samples/pixel exist for RT Independent Rasterization			
	Value	Name	Description	
	0h	NUMRASTSAMPLES_0	No RT Independent Rasterization	
	1h	NUMRASTSAMPLES_1	1 rast-sample/pixel	
	2h	NUMRASTSAMPLES_2	2 rast-samples/pixel	
	3h	NUMRASTSAMPLES_4	4 rast-samples/pixel	
	4h	NUMRASTSAMPLES_8	8 rast-samples/pixel	
	5h	NUMRASTSAMPLES_16	16 rast-samples/pixel	
	6h-7h	Reserved		
	Programming Notes			
	When 3DSTATE_MULTISAMPLE::Number of Multisamples != NUMSAMPLES_1, this field must be either NUMRASTSAMPLES_0 or NUMRASTSAMPLES_1.			
	When 3DSTATE_MULTISAMPLE::Number of Multisamples == NUMSAMPLES_1, this field must not be NUMRASTSAMPLES_1.			
	When 3DSTATE_RASTER::ForcedSampleCount != NUMRASTSAMPLES_0, 3DSTATE_PS::ShadingRate must not be Coarse. This restriction is based on the VRS spec.			
17:16	Cull Mode			
	Controls removal (culling) of triangle objects based on orientation. The cull mode only applies to triangle objects and does not apply to lines, points or rectangles.			
	Value	Name	Description	
	0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)	
	1h	CULLMODE_NONE [Default]	No triangles are discarded due to orientation	
	2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded	
	3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded	
	Programming Notes			
	Orientation determination is based on the setting of the Front Winding state.			
15	Reserved			
	Access:		RO	
	Format:		MBZ	

3DSTATE_RASTER_BODY

	14	Force Multisampling This field provides a work around override for the computation of SF_INT::Multisample Rasterization Mode and WM_INT::Multisample Rasterization Mode.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal</td> <td>Multisampling mode is computed by HW according to formula for signal SF_INT::Multisample Rasterization Mode and WM_INT::Multisample Rasterization Mode in 3DSTATE_WM > 3DSTATE_WM.</td> </tr> <tr> <td>1h</td> <td>Force</td> <td>Forces the DX Multisampling mode to be used directly</td> </tr> </tbody> </table>	Value	Name	Description	0h	Normal	Multisampling mode is computed by HW according to formula for signal SF_INT::Multisample Rasterization Mode and WM_INT::Multisample Rasterization Mode in 3DSTATE_WM > 3DSTATE_WM.	1h	Force	Forces the DX Multisampling mode to be used directly	
Value	Name	Description										
0h	Normal	Multisampling mode is computed by HW according to formula for signal SF_INT::Multisample Rasterization Mode and WM_INT::Multisample Rasterization Mode in 3DSTATE_WM > 3DSTATE_WM.										
1h	Force	Forces the DX Multisampling mode to be used directly										
	13	Smooth Point Enable Format: <input type="text"/> Enable Software sets this according to API. When OGL and smooth point rasterization is required, this bit must be set. HW ignores this bit for primitives other than points.										
	12	DX Multisample Rasterization Enable Format: <input type="text"/> Enable Software sets this according to the API's multisample enable Programming Notes This state only effects how the SF_INT/WM_INT::Multisample Rasterization Mode are set depending on some other states. This state mainly modifies the how the line rendering is done by setting SF_INT/WM_INT::Multisample Rasterization Mode to either OFF* or ON*. Please refer to table under SF_INT::Multisample Rasterization Mode.										
	11:10	DX Multisample Rasterization Mode Format: <input type="text"/> U2 This field determines whether multisample rasterization is turned on/off, and how the pixel sample point(s) are defined. Software sets this according to the API's multisample state setting (if any) <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>MSRASTMODE_OFF_PIXEL</td> </tr> <tr> <td>1h</td> <td>MSRASTMODE_OFF_PATTERN</td> </tr> <tr> <td>2h</td> <td>MSRASTMODE_ON_PIXEL</td> </tr> <tr> <td>3h</td> <td>MSRASTMODE_ON_PATTERN</td> </tr> </tbody> </table> Programming Notes This field is used to directly set the SF_INT/WM_INT::Multisample Rasterization Mode when DX Multisample Rasterization Enable is set. Please refer to equation of SF_INT::Multisample Rasterization Mode.	Value	Name	0h	MSRASTMODE_OFF_PIXEL	1h	MSRASTMODE_OFF_PATTERN	2h	MSRASTMODE_ON_PIXEL	3h	MSRASTMODE_ON_PATTERN
Value	Name											
0h	MSRASTMODE_OFF_PIXEL											
1h	MSRASTMODE_OFF_PATTERN											
2h	MSRASTMODE_ON_PIXEL											
3h	MSRASTMODE_ON_PATTERN											
	9	Global Depth Offset Enable Solid Format: <input type="text"/> Enable Enables computation and application of Global Depth Offset for SOLID objects.										

3DSTATE_RASTER_BODY

	8	Global Depth Offset Enable Wireframe																	
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Enables computation and application of Global Depth Offset when triangles are rendered in WIREFRAME mode.</p>	Format:	Enable															
Format:	Enable																		
	7	Global Depth Offset Enable Point																	
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode.</p>	Format:	Enable															
Format:	Enable																		
	6:5	Front Face Fill Mode																	
		<table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>This state controls how front-facing triangle and rectangle objects are rendered.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>SOLID</td><td>Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.</td></tr> <tr> <td>1h</td><td>WIREFRAME</td><td>Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).</td></tr> <tr> <td>2h</td><td>POINT</td><td>Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h	SOLID	Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.	1h	WIREFRAME	Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).	2h	POINT	Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).	3h	Reserved	
Format:	U2																		
Value	Name	Description																	
0h	SOLID	Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.																	
1h	WIREFRAME	Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).																	
2h	POINT	Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).																	
3h	Reserved																		
	4:3	Back Face Fill Mode																	
		<table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>This state controls how back-facing triangle and rectangle objects are rendered.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>SOLID</td><td>Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.</td></tr> <tr> <td>1h</td><td>WIREFRAME</td><td>Any triangle object found to be back-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).</td></tr> <tr> <td>2h</td><td>POINT</td><td>Any triangle object found to be back-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h	SOLID	Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.	1h	WIREFRAME	Any triangle object found to be back-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).	2h	POINT	Any triangle object found to be back-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).	3h	Reserved	
Format:	U2																		
Value	Name	Description																	
0h	SOLID	Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.																	
1h	WIREFRAME	Any triangle object found to be back-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).																	
2h	POINT	Any triangle object found to be back-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).																	
3h	Reserved																		
	2	Antialiasing Enable																	
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enables "alpha-based" line antialiasing.</p>	Format:	Enable															
Format:	Enable																		

3DSTATE_RASTER_BODY

Programming Notes				
This field must be disabled if any of the render targets have integer (UINT or SINT) surface format.				
1	Scissor Rectangle Enable	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table> <p>Enables operation of Scissor Rectangle.</p>	Format:	Enable
Format:	Enable			
0	Viewport Z Near Clip Test Enable	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table> <p>This field is used to control whether the Viewport Z Near extent is considered in VertexClipTest.</p>	Format:	Enable
Format:	Enable			
1	31:0	Global Depth Offset Constant		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">IEEE_FLOAT</td></tr> </table> <p>Specifies the constant term in the Global Depth Offset function.</p>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
2	31:0	Global Depth Offset Scale		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">IEEE_FLOAT</td></tr> </table> <p>Specifies the scale term used in the Global Depth Offset function.</p>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
3	31:0	Global Depth Offset Clamp		
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">IEEE_FLOAT</td></tr> </table> <p>Specifies the clamp term used in the Global Depth Offset function.</p>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			

3DSTATE_SAMPLE_MASK_BODY

3DSTATE_SAMPLE_MASK_BODY						
DWord	Bit	Description				
0	31:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	Sample Mask <table border="1"> <tr> <td>Format:</td> <td>Enable[16]</td> </tr> </table> <p>A per-multisample-position mask state variable that is immediately and unconditionally ANDed with the sample coverage mask as part of the rasterization process. This mask is applied prior to centroid selection. This mask must be ignored for centroid selection when RTIR is enabled i.e. Forced_Sample_Count > 0.</p>	Format:	Enable[16]			
Format:	Enable[16]					
Programming Notes <ul style="list-style-type: none"> If Number of Multisamples is NUMSAMPLES_1, bits 15:1 of this field will be zeroed by HW. If Number of Multisamples is NUMSAMPLES_2, bits 15:2 of this field will be zeroed by HW. If Number of Multisamples is NUMSAMPLES_4, bits 15:4 of this field will be zeroed by HW. If Number of Multisamples is NUMSAMPLES_8, bits 15:8 of this field will be zeroed by HW. <p>When pixel shader writes to UAV but does not have actual render target write (i.e. no RT is bound to pixel shader, even though, RT write message is sent for EOT), appropriate SAMPLE_MASK must be all set depending on Number of Multisamples.</p>						

3DSTATE_SAMPLER_STATE_POINTERS_BODY

<u>3DSTATE_SAMPLER_STATE_POINTERS_BODY</u>						
DWord	Bit	Description				
0	31:5	<p>Pointer to Sampler State</p> <table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:5]SAMPLER_STATE*16</td> </tr> <tr> <td colspan="2">Specifies the 32-byte aligned address offset of the function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.</td></tr> </table>	Format:	DynamicStateOffset[31:5]SAMPLER_STATE*16	Specifies the 32-byte aligned address offset of the function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.	
Format:	DynamicStateOffset[31:5]SAMPLER_STATE*16					
Specifies the 32-byte aligned address offset of the function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.						
4:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

3DSTATE_SBE_BODY

3DSTATE_SBE_BODY											
DWord	Bit	Description									
0	31	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	30	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	29	Force Vertex URB Entry Read Length <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field provides a work around override for the computation of SBE_INT::Vertex URB Entry Read Length. If asserted, 3DSTATE_SBE::Vertex URB Entry Read Length is be used directly. Otherwise, SBE_INT::Vertex URB Entry Read Length is computed normally.</p>	Format:	Enable							
Format:	Enable										
	28	Force Vertex URB Entry Read Offset <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field provides a work around override for the computation of SBE_INT::Vertex URB Entry Read Offset. If asserted, 3DSTATE_SBE::Vertex URB Entry Read Offset is be used directly. Otherwise, SBE_INT::Vertex URB Entry Read Offset is computed normally.</p>	Format:	Enable							
Format:	Enable										
	27:22	Number of SF Output Attributes <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Specifies the number of vertex attributes passed from the SF stage to the WM stage (does not include Position).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,32]</td> <td></td> </tr> </tbody> </table>	Format:	U6	Value	Name	[0,32]				
Format:	U6										
Value	Name										
[0,32]											
	21	Attribute Swizzle Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Enables the SF to perform swizzling on (up to the first 16) vertex attributes. If DISABLED, all vertex attributes are passed through.</p>	Format:	Enable							
Format:	Enable										
	20	Point Sprite Texture Coordinate Origin <p>This state controls how Point Sprite Texture Coordinates are generated (when enabled on a per-attribute basis by Point Sprite Texture Coordinate Enable).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>UPPERLEFT</td> <td>Top Left = (0,0,0,1)Bottom Left = (0,1,0,1)Bottom Right = (1,1,0,1)</td> </tr> <tr> <td>1h</td> <td>LOWERLEFT</td> <td>Top Left = (0,1,0,1)Bottom Left = (0,0,0,1)Bottom Right = (1,0,0,1)</td> </tr> </tbody> </table>	Value	Name	Description	0h	UPPERLEFT	Top Left = (0,0,0,1)Bottom Left = (0,1,0,1)Bottom Right = (1,1,0,1)	1h	LOWERLEFT	Top Left = (0,1,0,1)Bottom Left = (0,0,0,1)Bottom Right = (1,0,0,1)
Value	Name	Description									
0h	UPPERLEFT	Top Left = (0,0,0,1)Bottom Left = (0,1,0,1)Bottom Right = (1,1,0,1)									
1h	LOWERLEFT	Top Left = (0,1,0,1)Bottom Left = (0,0,0,1)Bottom Right = (1,0,0,1)									

3DSTATE_SBE_BODY

	19	Primitive ID Override Component W						
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If set, the W component of output attribute selected by Primitive ID Override Attribute Select is overridden with the Primitive ID.</p>	Format:	Enable				
Format:	Enable							
	18	Primitive ID Override Component Z						
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If set, the Z component of output attribute selected by Primitive ID Override Attribute Select is overridden with the Primitive ID.</p>	Format:	Enable				
Format:	Enable							
	17	Primitive ID Override Component Y						
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If set, the Y component of output attribute selected by Primitive ID Override Attribute Select is overridden with the Primitive ID.</p>	Format:	Enable				
Format:	Enable							
	16	Primitive ID Override Component X						
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>If set, the X component of output attribute selected by Primitive ID Override Attribute Select is overridden with the Primitive ID.</p>	Format:	Enable				
Format:	Enable							
	15:11	Vertex URB Entry Read Length						
		<table border="1"> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Specifies the amount of URB data read for each Vertex URB entry, in 256-bit register increments.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[1,16]</td><td></td></tr> </tbody> </table>	Format:	U5	Value	Name	[1,16]	
Format:	U5							
Value	Name							
[1,16]								
		Programming Notes						
		<p>It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read. This field should be set to the minimum length required to read the maximum source attribute. The maximum source attribute is indicated by the maximum value of the enabled Attribute # Source Attribute if Attribute Swizzle Enable is set, Number of Output Attributes-1 if enable is not set.</p> <p>read_length = ceiling((max_source_attr+1)/2)</p>						
	10:5	Vertex URB Entry Read Offset						
		Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB.						
	4:0	Primitive ID Override Attribute Select						
		Specifies which attribute is overridden w/ the Primitive ID						
		Programming Notes						
		Set all Primitive ID Override Component Select X/Y/Z/W to 0 to indicate there is no Primitive ID override.						
1	31:0	Point Sprite Texture Coordinate Enable						
1		<table border="1"> <tr> <td>Format:</td><td>Enable[32]</td></tr> </table> <p>When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by the Point Sprite Texture Coordinate</p>	Format:	Enable[32]				
Format:	Enable[32]							

3DSTATE_SBE_BODY

		Origin state bit. Bit 0 corresponds to output Attribute 0.		
2	31:0	<p>Constant Interpolation Enable</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Enable[32]</td> </tr> </table> <p>This field is a bitmask containing a Constant Interpolation Enable bit for each corresponding attribute. If a bit is set, that attribute will undergo constant interpolation, and the corresponding WrapShortest Enable bits (if defined) will be ignored. If a bit is clear, components which are not enabled for WrapShortest interpolation (if defined) will be linearly interpolated.</p>	Format:	Enable[32]
Format:	Enable[32]			
3	31:30	<p>Attribute 15 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 15 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
	29:28	<p>Attribute 14 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 14 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
	27:26	<p>Attribute 13 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 13 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
	25:24	<p>Attribute 12 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 12 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
	23:22	<p>Attribute 11 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 11 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
	21:20	<p>Attribute 10 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 10 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
	19:18	<p>Attribute 9 Active Component Format</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td>Attribute_Component_Format</td> </tr> </table> <p>This state indicates which components of Attribute 9 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			

3DSTATE_SBE_BODY

	Attribute 8 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 8 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 7 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 7 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 6 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 6 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 5 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 5 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 4 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 4 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 3 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 3 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 2 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 2 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 1 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 1 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	

3DSTATE_SBE_BODY

	1:0	Attribute 0 Active Component Format		
		<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table>	Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<p>This state indicates which components of Attribute 0 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>				
4	31:30	Attribute 31 Active Component Format		
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 31 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 30 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 29 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 28 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 27 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 26 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			
<table border="1"> <tr> <td>Format:</td><td>Attribute_Component_Format</td></tr> </table> <p>This state indicates which components of Attribute 25 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.</p>			Format:	Attribute_Component_Format
Format:	Attribute_Component_Format			

3DSTATE_SBE_BODY

	Attribute 24 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 24 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 23 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 23 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 22 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 22 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 21 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 21 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 20 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 20 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 19 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 19 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 18 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 18 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	
	Attribute 17 Active Component Format
	Format: Attribute_Component_Format
This state indicates which components of Attribute 17 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.	

3DSTATE_SBE_BODY

	1:0	Attribute 16 Active Component Format
		Format: Attribute_Component_Format
This state indicates which components of Attribute 16 are being used by the pixel shader Kernel. SBE will not perform attribute delta calculations for any disabled components. Operation is UNDEFINED if kernel uses attribute vertex delta for any disabled component.		

3DSTATE_SBE_MESH_BODY

3DSTATE_SBE_MESH_BODY - 3DSTATE_SBE_MESH_BODY				
DWord	Bit	Description		
0	31:22	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
21:16	Per-Primitive URB Entry Output Read Offset <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, this field provides the URB Entry Output Read Offset (in 256-bit increments) used by SBE to read Per-Primitive Attributes.</p>	Format:	U6	
Format:	U6			
15:11	Per-Primitive URB Entry Output Read Length <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, this field provides the URB Entry Output Read Length (in 256-bit increments) used by SBE to read Per-Primitive Attributes.</p> <p>Programming Notes</p> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set and 3DSTATE_MESH_SHADER::PerPrimitiveDataPresent is <u>clear</u>, this field must be programmed to zero.</p>	Format:	U5	
Format:	U5			
10:5	Per-Vertex URB Entry Output Read Offset <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, this field provides the URB Entry Output Read Offset (in 256-bit increments) used by SBE to read Per-Vertex Attributes.</p> <p>Programming Notes</p> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set and if the per-primitive output read length is non-zero, then the per-vertex URB Entry output read offset must be non-zero.</p>	Format:	U6	
Format:	U6			
4:0	Per-Vertex URB Entry Output Read Length <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>If 3DSTATE_MESH_CONTROL::MeshShaderEnable is set, this field provides the URB Entry Output Read Length (in 256-bit increments) used by SBE to read Per-Vertex Attributes.</p>	Format:	U5	
Format:	U5			

3DSTATE_SBE_SWIZ_BODY

3DSTATE_SBE_SWIZ_BODY		
DWord	Bit	Description
0..7	255:0	Attribute Format: SF_OUTPUT_ATTRIBUTE_DETAIL[16]
8..9	63:60	Attribute 15 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	59:56	Attribute 14 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	55:52	Attribute 13 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	51:48	Attribute 12 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	47:44	Attribute 11 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	43:40	Attribute 10 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	39:36	Attribute 09 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	35:32	Attribute 08 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	31:28	Attribute 07 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	27:24	Attribute 06 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	23:20	Attribute 05 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	19:16	Attribute 04 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	15:12	Attribute 03 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE

3DSTATE_SBE_SWIZ_BODY		
	11:8	Attribute 02 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	7:4	Attribute 01 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE
	3:0	Attribute 00 Wrap Shortest Enables Format: WRAP_SHORTEST_ENABLE

3DSTATE_SCISSOR_STATE_POINTERS_BODY

3DSTATE_SCISSOR_STATE_POINTERS_BODY		
DWord	Bit	Description
0	31:6	Scissor Rect Pointer Specifies the 64-byte aligned address offset of the SCISSOR_RECT state. This offset is relative to the Dynamic State Base Address.
	5:0	Reserved

3DSTATE_SF_BODY

3DSTATE_SF_BODY						
DWord	Bit	Description				
0	31:30	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:12	<p>Line Width</p> <table border="1"> <tr> <td>Format:</td> <td>U11.7</td> </tr> </table> <p>Range: [0.0, 2047.9921875]</p> <p>Controls width of line primitives. Setting a Line Width of 0.0 specifies the rasterization of the "thinnest" (one-pixel-wide), non-antialiased lines. Note that this effectively overrides the effect of AAEnable (though the AAEnable state variable is not modified).</p>	Format:	U11.7		
Format:	U11.7					
		<p>Programming Notes</p> <p>Software must not program a value of 0.0 when running in MSRASTMODE_ON_xxx modes - zero-width lines are not available when multisampling rasterization is enabled.</p>				
	11	<p>Legacy Global Depth Bias Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Enables the SF to use the Global Depth Offset Constant state unmodified. If this bit is not set, the SF will scale the Global Depth Offset Constant as described in section Error! Reference source not found. of this document.</p>	Format:	Enable		
Format:	Enable					
		<p>Programming Notes</p> <p>This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.</p>				
	10	<p>Statistics Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, this FF unit will increment CL_PRIMITIVES_COUNT on behalf of the CLIP stage. If DISABLED, CL_PRIMITIVES_COUNT will be left unchanged.</p>	Format:	Enable		
Format:	Enable					
		<p>Programming Notes</p> <p>This bit should be set whenever clipping is enabled and the Statistics Enable bit is set in CLIP_STATE. It should be cleared if clipping is disabled or Statistics Enable in CLIP_STATE is clear.</p>				
	9:2	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

3DSTATE_SF_BODY

	1	Viewport Transform Enable	
		Format:	Enable
This bit controls the Viewport Transform function.			
	0	Reserved	
		Access:	RO
		Format:	MBZ
1	31	Reserved	
		Access:	RO
		Format:	MBZ
	30:29	Deref Block Size	
		Format:	U2
Set the EODB batch size			
Value	Name	Description	Programming Notes
0h	Default Mode. Block deref size 32 [Default]	Block deref size of 32	
1h	Per Poly Deref Mode when VS/DS have minimal handles.		
2h	Block deref size 8	8 handles mode, block size.	
3h	Mesh Shader EODB	This mode is to optimize the EODB generation in Mesh/GS enabled workloads. This will be enabled(set to 2'b11) when the Mesh/GS handles programmed are more than 32(Instruction_3DSTATE_URB_ALLOC_MESH handle count is greater than 32) SFEE will not generate EODB for culled polys even with lastref handles, when this mode is enabled	For Mesh shader when the number of handles is greater than 32 we can enable performance mode.
Programming Notes			
Deref Block size depends on the last enabled shader and number of handles programmed for that shader			
1) For GS last shader enabled cases, the deref block is always set to a per poly(within hardware) For Mesh shader cases the EODB generation is same as GS and the optimization of EODB base on the handle count is possible (Mesh Shader EODB)			

3DSTATE_SF_BODY

		If the last enabled shader is VS or DS. 1) If DS is last enabled shader then if the number of DS handles is less than 324, need to set per poly deref. 2) If VS is last enabled shader then if the number of VS handles is less than 192, need to set per poly deref.															
28	Reserved																
27:18	Reserved	Access: RO Format: MBZ															
17:16	Line End Cap Antialiasing Region Width	Format: U2 This field specifies the distances over which the coverage of anti-aliased line end caps are computed. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>0.5 pixels</td><td>0.5 pixels</td></tr><tr><td>1h</td><td>1.0 pixels</td><td>1.0 pixels</td></tr><tr><td>2h</td><td>2.0 pixels</td><td>2.0 pixels</td></tr><tr><td>3h</td><td>4.0 pixels</td><td>4.0 pixels</td></tr></tbody></table>	Value	Name	Description	0h	0.5 pixels	0.5 pixels	1h	1.0 pixels	1.0 pixels	2h	2.0 pixels	2.0 pixels	3h	4.0 pixels	4.0 pixels
Value	Name	Description															
0h	0.5 pixels	0.5 pixels															
1h	1.0 pixels	1.0 pixels															
2h	2.0 pixels	2.0 pixels															
3h	4.0 pixels	4.0 pixels															
15:14	Reserved	Access: RO Format: MBZ															
13	Reserved																
12	Reserved																
11:0	Reserved	Access: RO Format: MBZ															
2	31	Last Pixel Enable Format: Enable If ENABLED, the last pixel of a diamond line will be lit. This state will only affect the rasterization of Diamond lines (will not affect wide lines or anti-aliased lines). Programming Notes Last pixel is applied to all lines of a LINELIST, and only the last line of a LINESTRIP.															
	30:29	Triangle Strip/List Provoking Vertex Select Format: U2 Selects which vertex of a triangle (in a triangle strip or list primitive) is considered the "provoking vertex". Used for flat shading of primitives. Does current implementation send provoking vertex first?															

3DSTATE_SF_BODY

		Value	Name
		0h	0
		1h	1
		2h	2
		3h	Reserved
28:27	Line Strip/List Provoking Vertex Select	Format: U2 Selects which vertex of a line (in a line strip or list primitive) is considered the "provoking vertex".	
		Value	Name
		0h	0
		1h	1
		2h	Reserved
		3h	Reserved
26:25	Triangle Fan Provoking Vertex Select	Format: U2 Selects which vertex of a triangle (in a triangle fan primitive) is considered the "provoking vertex".	
		Value	Name
		0h	0
		1h	1
		2h	2
		3h	Reserved
24:15	Reserved	Access: RO Format: MBZ	
14	AA Line Distance Mode	Format: U1 This bit controls the distance computation for antialiased lines.	
		Value	Name
		1h	AALINEDISTANCE_TRUE
		True distance computation. This is the normal setting which should yield WHQL compliance.	
13	Smooth Point Enable	Format: Enable _Custom_Display_DoubleBufferArmedBy: Enables logic to draw smooth OGL Points	
		Programming Notes	
		If Enabled, SF will treat points in the same fashion that AA lines are processed	

3DSTATE_SF_BODY

	12	<p>Vertex Sub Pixel Precision Select</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U1</td></tr> </table> <p>Selects the number of fractional bits maintained in the vertex data</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">0h</td><td style="padding: 2px; text-align: center;">8</td><td style="padding: 2px;">8 sub pixel precision bits maintained</td></tr> <tr> <td style="padding: 2px; text-align: center;">1h</td><td style="padding: 2px; text-align: center;">4</td><td style="padding: 2px;">4 sub pixel precision bits maintained</td></tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>When Conservative Rasterization is enabled, this bit must be programmed to 0.</p>	Format:	U1	Value	Name	Description	0h	8	8 sub pixel precision bits maintained	1h	4	4 sub pixel precision bits maintained
Format:	U1												
Value	Name	Description											
0h	8	8 sub pixel precision bits maintained											
1h	4	4 sub pixel precision bits maintained											
	11	<p>Point Width Source</p> <p>Controls whether the point width passed on the vertex or from state is used for rendering point primitives.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">0h</td><td style="padding: 2px;">Vertex</td><td style="padding: 2px;">Use Point Width on Vertex</td></tr> <tr> <td style="padding: 2px; text-align: center;">1h</td><td style="padding: 2px;">State [Default]</td><td style="padding: 2px;">Use Point Width from State</td></tr> </tbody> </table>	Value	Name	Description	0h	Vertex	Use Point Width on Vertex	1h	State [Default]	Use Point Width from State		
Value	Name	Description											
0h	Vertex	Use Point Width on Vertex											
1h	State [Default]	Use Point Width from State											
	10:0	<p>Point Width</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U8.3</td></tr> </table> <p>Range: [0.125, 255.875] pixels</p> <p>This field specifies the size (width) of point primitives in pixels. This field is overridden (though not overwritten) whenever point width information is passed in the FVF</p>	Format:	U8.3									
Format:	U8.3												

3DSTATE_SO_BUFFER_INDEX_BODY

3DSTATE_SO_BUFFER_INDEX_BODY						
DWord	Bit	Description				
0	31	<p>SO Buffer Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, stream output to SO Buffer is enabled, , if 3DSTATE_STREAMOUT::SO Function ENABLE is also enabled. If clear, the SO Buffer is considered "not bound" and effectively treated as a zero-length buffer for the purposes of SO output and overflow detection. If an enabled stream's Stream to Buffer Selects includes this buffer it is by definition an overflow condition. That stream will cause no writes to occur, and only SO_PRIM_STORAGE_NEEDED[<stream>] will increment.</p>	Format:	Enable		
Format:	Enable					
	30:29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	28:22	<p>SO Buffer Object Control State</p> <table border="1"> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for the SO buffer.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE		
Format:	MEMORY_OBJECT_CONTROL_STATE					
	21	<p>Stream Offset Write Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set, this field allows the hardware to write SO_WRITE_OFFSET[n] as specified in the Stream Offset field.</p> <p>Programming Notes</p> <p>The field is operates irrespective of whether SO Buffer Enable is set or clear.</p>	Format:	Enable		
Format:	Enable					
	20	<p>Stream Output Buffer Offset Address Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set, this field allows the hardware to read/write the stream output buffer offset as specified in the "Stream Output Buffer Offset Address" field.</p> <p>Programming Notes</p> <p>The field is operating irrespective of whether SO Buffer Enable is set or clear.</p>	Format:	Enable		
Format:	Enable					
	19:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
1..2	63:2	<p>Surface Base Address</p> <table border="1"> <tr> <td>Format:</td> <td>VIRTUAL_ADDR[63:2]</td> </tr> </table>	Format:	VIRTUAL_ADDR[63:2]		
Format:	VIRTUAL_ADDR[63:2]					

3DSTATE_SO_BUFFER_INDEX_BODY				
		Description		
		VIRTUAL_ADDR[63:48] are ignored by the HW		
		This field specifies the starting address of the buffer in Graphics Memory.		
	1:0	Reserved		
		Access:	RO	
		Format:	MBZ	
3	31:30	Reserved		
		Access:	RO	
		Format:	MBZ	
	29:0	Surface Size		
		Format:	U30-1	
		This field specifies the size of buffer in number DWords minus 1 of the buffer in Graphics Memory.		
4..5	63:2	Stream Output Buffer Offset Address		
		Format:	VIRTUAL_ADDR[63:2]	
		Description		
		VIRTUAL_ADDR[63:48] are ignored by the HW		
		This field specifies the starting address of the buffer in Graphics Memory where the Stream Output Buffer Offset is stored when all the data has been written. It is also used to fetch the stream Output buffer Offset when needed.		
	1:0	Reserved		
		Access:	RO	
		Format:	MBZ	
6	31:0	Stream Offset		
		This field specifies the Offset in stream output buffer to start at, or whether to append to the end of an existing buffer. The Offset must be DWORD aligned. If Stream Offset is equal to 0xFFFFFFFF then load the value at the Stream Output Buffer Offset address into SO_WRITE_OFFSET[Buffer#]. Otherwise, SO_WRITE_OFFSET[n] = Stream Offset.		

3DSTATE_STENCIL_BUFFER_BODY

3DSTATE_STENCIL_BUFFER_BODY																											
DWord	Bit	Description																									
0	31:29	<p>Surface Type</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>1h</td> <td>SURFTYPE_2D</td> <td>Defines a 2-dimensional map or array of maps</td> </tr> <tr> <td>2h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>3h</td> <td>SURFTYPE_CUBE</td> <td>Defines a cube map</td> </tr> <tr> <td>4h-6h</td> <td>Reserved</td> <td></td> </tr> <tr> <td>7h</td> <td>SURFTYPE_NULL</td> <td>Defines a null surface</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>The Surface Type of the Stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL. If stencil is enabled with 1D render target, stencil surface type needs to be set to 2D surface type and height set to 1. For this case only, the Surface Type of the stencil buffer can be 2D while the Surface Type of the render target(s) are 1D, representing an exception to a programming note above.</p> <p><u>Issue</u> Semi pipelined flush not back pressuring when stencil buffer state is enabling thread dispatch. <u>Workaround</u> An additional pipe control with post-sync = store dword operation would be required.(w/a is to have an additional pipe control after the stencil state whenever the surface state bits of this state is changing).</p> <p>Stencil Write Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field enables stencil writes to the Stencil buffer surface. Both this field and the Stencil Buffer Write Enable field in DEPTH_STENCIL_STATE must be enabled in order for stencil writes to occur.</p> <p>Null Page Coherency Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field is used for enabling NULL coherency as defined under Tiled Resources.</p>	Value	Name	Description	0h	Reserved		1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps	2h	Reserved		3h	SURFTYPE_CUBE	Defines a cube map	4h-6h	Reserved		7h	SURFTYPE_NULL	Defines a null surface	Format:	Enable	Format:	Enable
Value	Name	Description																									
0h	Reserved																										
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps																									
2h	Reserved																										
3h	SURFTYPE_CUBE	Defines a cube map																									
4h-6h	Reserved																										
7h	SURFTYPE_NULL	Defines a null surface																									
Format:	Enable																										
Format:	Enable																										
28																											
27																											

3DSTATE_STENCIL_BUFFER_BODY

		Value	Name									
		1	Enable									
		0	Disable [Default]									
Programming Notes												
SW must enable this bit only if Tiled Resource is enabled												
26	Reserved	Access:	RO									
		Format:	MBZ									
25	Stencil Compression Enable if enabled, indicates that Stencil Buffer Compression is Enabled When enabled, Stencil Buffer needs to be initialized via stencil clear (HZ_OP) before any render pass.	Programming Notes										
	SW must set this bit if the Stencil Control surface enable is also set. The Stencil surface control enable is in Bit[24] of this DWORD.											
24	Control Surface Enable If set to 1, it indicates if the common control surface is present. The read and write transaction opcodes sent by the clients (HZ, Z, STC) to the fabric are different depending on the control surface. If the control surface is not present, the reads and writes are in legacy mode. If the control surface is present, the reads and write opcodes will be either UNCOMPRESSED_TYP for uncompressible transactions or COMPRESSED_TYP for compressible transactions.	Programming Notes										
	SW must set this bit to "1", if the common control surface is present in the system.											
23	Corner Texel Mode	Format:	Enable									
	This field, when ENABLED, indicates when a surface is using corner texel-mode for stencil surface. This bit changes how the size of each MIP when calculating the offset within a surface.											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2;">Value</th> <th style="background-color: #d9e1f2;">Name</th> <th style="background-color: #d9e1f2;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable [Default]</td> <td>Corner Texel mode is not enabled.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Corner Texel Mode is enabled.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable [Default]	Corner Texel mode is not enabled.	1h	Enable	Corner Texel Mode is enabled.	Programming Notes	
Value	Name	Description										
0h	Disable [Default]	Corner Texel mode is not enabled.										
1h	Enable	Corner Texel Mode is enabled.										
	Corner texel mode for the stencil buffer must be the same as the Corner texel mode of the 1. Render target(s) (defined in SURFACE_STATE), unless either the stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL											

3DSTATE_STENCIL_BUFFER_BODY

		Reserved								
	22:18	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	16:0	Surface Pitch <table border="1"> <tr> <td>Format:</td><td>U17-1</td></tr> </table> <p>For TileYF and TileYS surfaces, the range is dependent on the Cu parameter (refer to <i>Memory Data Formats</i> section for the definition of the Cu parameter depending on the case). The range in bytes is $[2^{Cu}-1, 262143] \rightarrow [(2^{Cu})B, 256KB] = [1 \text{ tile}, 256KB/(2^{Cu}) \text{ tiles}]$</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[7Fh,1FFFFh]</td><td></td><td>corresponding to [128B, 256KB] also restricted to a multiple of 128B</td></tr> </tbody> </table>	Format:	U17-1	Value	Name	Description	[7Fh,1FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B
Format:	U17-1									
Value	Name	Description								
[7Fh,1FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B								
		<p style="text-align: center;">Programming Notes</p> <p>The pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB]. The minimum pitch should be calculated as per the formula given below. <i>The minimum pitch should be calculated based on Cu, Cv, W.</i> <i>The Cu, Cv are the tile constants and W is the aligned width adjusted for MSAA.</i> <i>Refer to 2D Surfaces to get the Cu, Cv, W values and Calculations.</i> <i>Then use this for pitch formula :</i> $\text{Minimum_pitch} = (\text{ceiling}((W_0 * \text{pixel_size}) / (1 \ll Cu)) * (1 \ll Cu)) \ll 1; // W_0 is the aligned width for the largest LOD (i.e LOD 0)$ $(1 \ll Cu) = \text{tile width in bytes}$ $(1 \ll Cv) = \text{tile height in lines}$ $\text{Pixel_size} = 1 \text{ (for STC buffer)}$</p>								
1..2	63:0	Surface Base Address <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[63:0]</td></tr> </table> <p>This field specifies address of the buffer in mapped Graphics Memory. Graphics Address [63:48] are ignored by the HW and assumed to be in correct canonical form [63:48] = [47].</p>	Format:	GraphicsAddress[63:0]						
Format:	GraphicsAddress[63:0]									
		<p style="text-align: center;">Programming Notes</p> <p>The stencil Buffer can only be mapped to Main Memory (uncached). If the surface is tiled, the base address must conform to the Per-Surface Tiling Alignment. If the buffer is linear, the surface must be 64-byte aligned.</p> <p>If the buffer is linear, the surface must be 64-byte aligned.</p>								
3	31	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									

3DSTATE_STENCIL_BUFFER_BODY

	30:17	<p>Height</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U14-1</td></tr> </table> <p>This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th><th style="width: 15%;">Name</th><th style="width: 30%;">Description</th><th style="width: 40%;">Exists If</th></tr> </thead> <tbody> <tr> <td>[0,16383]</td><td>Legal Range</td><td>Height of surface - 1 (y/v dimension)</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td></tr> <tr> <td>[0,16383]</td><td>Legal Range</td><td>y/v dimension</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')</td></tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>The Height of the stencil buffer must be the same as the</p> <ol style="list-style-type: none"> 1. Height of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL 				Format:	U14-1	Value	Name	Description	Exists If	[0,16383]	Legal Range	Height of surface - 1 (y/v dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')	[0,16383]	Legal Range	y/v dimension	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')
Format:	U14-1																		
Value	Name	Description	Exists If																
[0,16383]	Legal Range	Height of surface - 1 (y/v dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')																
[0,16383]	Legal Range	y/v dimension	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')																
	16	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>				Access:	RO	Format:	MBZ										
Access:	RO																		
Format:	MBZ																		
	15	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>				Access:	RO	Format:	MBZ										
Access:	RO																		
Format:	MBZ																		
	14:1	<p>Width</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U14-1</td> </tr> </table> <p>This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th><th style="width: 15%;">Name</th><th style="width: 30%;">Description</th><th style="width: 40%;">Exists If</th></tr> </thead> <tbody> <tr> <td>[0,16383]</td><td>Legal Range</td><td>Width of surface - 1 (x/u dimension)</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td></tr> <tr> <td>[0,16383]</td><td>Legal Range</td><td>Width of surface - 1 (x/u dimension)</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')</td></tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to Height.</p> <ol style="list-style-type: none"> 1. The Width of the stencil buffer must be the same as the Width of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL 				Format:	U14-1	Value	Name	Description	Exists If	[0,16383]	Legal Range	Width of surface - 1 (x/u dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')	[0,16383]	Legal Range	Width of surface - 1 (x/u dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')
Format:	U14-1																		
Value	Name	Description	Exists If																
[0,16383]	Legal Range	Width of surface - 1 (x/u dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')																
[0,16383]	Legal Range	Width of surface - 1 (x/u dimension)	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')																

3DSTATE_STENCIL_BUFFER_BODY																	
	0	Reserved															
		Access:		RO													
		Format:		MBZ													
4	31	Reserved															
		Access:		RO													
		Format:		MBZ													
	30:20	Depth															
		Format:		U11-1													
		This field specifies the total number of levels for a volume texture or the number of array elements allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level.															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr> </thead> <tbody> <tr> <td>[0,2047]</td><td>Legal Range</td><td>Number of array elements - 1</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td></tr> <tr> <td>[0,0]</td><td>Legal Range</td><td>Must be zero</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')</td></tr> </tbody> </table>				Value	Name	Description	Exists If	[0,2047]	Legal Range	Number of array elements - 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')	[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')
Value	Name	Description	Exists If														
[0,2047]	Legal Range	Number of array elements - 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')														
[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')														
		Programming Notes															
		The Depth of the Stencil buffer must be the same as 1. The Depth of the render target(s) (defined in SURFACE_STATE). 2.Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless Depth buffer surf_type is SURFTYPE_NULL															
	19	Reserved															
		Access:		RO													
		Format:		MBZ													
	18:8	Minimum Array Element															
		Format:		U11													
		For 2D Surfaces: This field indicates the minimum array element that can be accessed as part of this surface. The delivered array index is added to this field before being used to address the surface. For Other Surfaces This field is ignored															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr> </thead> <tbody> <tr> <td>[0,2047]</td><td>SURFTYPE_2D</td><td>(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_1D' Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td><td></td></tr> </tbody> </table>				Value	Name	Description	Exists If	[0,2047]	SURFTYPE_2D	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_1D' Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')					
Value	Name	Description	Exists If														
[0,2047]	SURFTYPE_2D	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_1D' Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')															
		Programming Notes															
		Minimum array element of the Stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the Stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil															

3DSTATE_STENCIL_BUFFER_BODY														
		buffer surf_type are SURFTYPE_NULL												
	7	Reserved												
		Access:	RO											
		Format:	MBZ											
	6:0	Stencil Buffer Object Control State												
		Format:	MEMORY_OBJECT_CONTROL_STATE											
		Specifies the memory object control state for the stencil buffer.												
5	31:30	Tiled Mode												
		For stencil Buffer Surfaces: This field specifies the tiled mode. For other surfaces: This field is ignored.												
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Reserved</td></tr> <tr> <td>1h</td><td>Tile64</td></tr> <tr> <td>2h</td><td>Reserved</td></tr> <tr> <td>3h</td><td>Tile4</td></tr> </tbody> </table>		Value	Name	0h	Reserved	1h	Tile64	2h	Reserved	3h	Tile4	
Value	Name													
0h	Reserved													
1h	Tile64													
2h	Reserved													
3h	Tile4													
		Programming Notes												
		If Tile Mode is not set to TILEMODE_YMAJOR, this field must be set to TRMODE_NONE.												
	29:26	Mip Tail Start LOD												
		Format:	U4											
		For Sampling Engine, Render Target, and Typed Surfaces: This field indicates which LOD is the first one in the MIP tail if Tiled Mode is not TRMODE_NONE. The MIP tail has a different layout than the rest of the surface. Refer to the <i>Memory Data Formats</i> section for more details. For other surfaces: This field is ignored.												
		Programming Notes												
		This field must be zero if the Surface Format is MONO8.												
		This field is ignored if Tiled Mode is TRMODE_NONE unless Surface Type is SURFTYPE_1D.												
		If Tiled Mode is not TRMODE_NONE, this field must be set to ensure that mips within the mip tail do not overlap given the storage algorithms given in the Memory Data Formats section. The following table indicates the maximum size of the mip that is set to be the Mip Tail Start LOD for various cases:												
		<table border="1"> <thead> <tr> <th>Tiling Mode</th><th>Slot Size in Bytes</th><th>8-bit Size</th></tr> </thead> <tbody> <tr> <td>2D TIleYs 1x</td><td>32KB</td><td>(128, 256)</td></tr> <tr> <td>2D TileYf 1x</td><td>2KB</td><td>(32, 64)</td></tr> </tbody> </table>		Tiling Mode	Slot Size in Bytes	8-bit Size	2D TIleYs 1x	32KB	(128, 256)	2D TileYf 1x	2KB	(32, 64)		
Tiling Mode	Slot Size in Bytes	8-bit Size												
2D TIleYs 1x	32KB	(128, 256)												
2D TileYf 1x	2KB	(32, 64)												
	25:6	Reserved												
		Access:	RO											
		Format:	MBZ											

3DSTATE_STENCIL_BUFFER_BODY

	5	Compression Mode Specifies whether HW should choose hardcoded encodings (disabled) or SW programmable encoding defined in [4:0] (enabled). <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Disable [Default]</td><td style="padding: 2px;">Use hardcoded (legacy) encodings based on surface format.</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Enable</td><td style="padding: 2px;">Use SW programmable encodings defined in DWord5 [4:0]</td></tr> </tbody> </table>				Value	Name	Description	0h	Disable [Default]	Use hardcoded (legacy) encodings based on surface format.	1h	Enable	Use SW programmable encodings defined in DWord5 [4:0]			
Value	Name	Description															
0h	Disable [Default]	Use hardcoded (legacy) encodings based on surface format.															
1h	Enable	Use SW programmable encodings defined in DWord5 [4:0]															
	4:0	Render Compression Format <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50px; padding: 2px;">Format:</td><td style="width: 50px; padding: 2px; color: red;">Render Compression Format</td></tr> </table>				Format:	Render Compression Format										
Format:	Render Compression Format																
		Specifies the 5 bit compression format.															
6	31:21	Render Target View Extent <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50px; padding: 2px;">Format:</td><td style="width: 50px; padding: 2px; text-align: right;">U11-1</td></tr> </table>				Format:	U11-1										
Format:	U11-1																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th><th style="text-align: center; padding: 2px;">Exists If</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,2047]</td><td style="padding: 2px;">Legal Range</td><td style="padding: 2px;">Number of array elements- 1</td><td style="padding: 2px;">(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')</td></tr> <tr> <td style="padding: 2px;">[0,0]</td><td style="padding: 2px;">Legal Range</td><td style="padding: 2px;">Must be zero</td><td style="padding: 2px;">(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')</td></tr> </tbody> </table>				Value	Name	Description	Exists If	[0,2047]	Legal Range	Number of array elements- 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')	[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')
Value	Name	Description	Exists If														
[0,2047]	Legal Range	Number of array elements- 1	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_2D')														
[0,0]	Legal Range	Must be zero	(Structure[RENDER_SURFACE_STATE][Surface Type]=='SURFTYPE_CUBE')														
		Programming Notes															
		Render Target View Extent of the stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the depth buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL															
	20	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50px; padding: 2px;">Access:</td><td style="width: 50px; padding: 2px; text-align: right;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">MBZ</td></tr> </table>				Access:	RO	Format:	MBZ								
Access:	RO																
Format:	MBZ																
	19:16	Surf LOD <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50px; padding: 2px;">Format:</td><td style="width: 50px; padding: 2px; text-align: right;">U4</td></tr> </table> LOD units <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0-14]</td><td style="padding: 2px;"></td></tr> </tbody> </table>				Format:	U4	Value	Name	[0-14]							
Format:	U4																
Value	Name																
[0-14]																	
		Programming Notes															
		Surf LOD of the stencil buffer must be the same as the Surface Type of the 1. Render target(s) (defined in SURFACE_STATE), unless either the stencil buffer or render targets are SURFTYPE_NULL 2. Depth buffer (defined in 3DSTATE_DEPTH_BUFFER) unless either the depth buffer or Stencil buffer surf_type are SURFTYPE_NULL															
	15	Reserved															

3DSTATE_STENCIL_BUFFER_BODY

		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	14:0	<p>Surface QPitch</p> <table border="1"> <tr> <td>Format:</td><td>U17[16:2]</td></tr> </table> <p>The interpretation of this field is dependent on Surface Type as follows:</p> <ul style="list-style-type: none"> SURFTYPE_2D/CUBE: distance in <i>rows</i> between array slices. <p>Other surface types: field is ignored</p> <p>Format: QPitch[16:2]</p>	Format:	U17[16:2]				
Format:	U17[16:2]							
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[1h,7FFFh]</td><td></td><td>in multiples of 4 (low 2 bits missing)</td></tr> </tbody> </table>			Value	Name	Description	[1h,7FFFh]		in multiples of 4 (low 2 bits missing)
Value	Name	Description						
[1h,7FFFh]		in multiples of 4 (low 2 bits missing)						
<p style="text-align: center;">Programming Notes</p> <p>For 2D Surfaces: This field must be set to an integer multiple of 8. Software must ensure that this field is set to a value sufficiently large that array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored.</p> <p>TYS/TYF QPitch is valid only for 2D array surfaces and represents the tile-padded total number of texels(lines) in a single array slice.</p> <p>Height of each LOD:</p> <p>$HL = AlignToTileHeight(MSAA_height_factor * (\text{height} \gg L) > 0 ? \text{height} \gg L : 1)$, where $\text{AlignToTileHeight}(x)$ is $(\text{ceiling}((x) / (1 \ll Cv)) * (1 \ll Cv))$</p> <p>Height of all LODs is a sum:</p> <p>$H = H_0 + H_1 + \dots + H_n$,</p> <p>N is number of mip levels.</p> <p>If surface has MIP tail, equation stops at H_n where $n = \text{MipTailStartLOD}$. MipTail is single tile.</p> <p>QPitch is multiple of tile height ($1 \ll Cv$) and should be equal or greater H computed above.</p>								

3DSTATE_STREAMOUT_BODY

3DSTATE_STREAMOUT_BODY						
DWord	Bit	Description				
0	31	<p>SO Function Enable</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>If set, the SO function is enabled. Vertex data will be streamed out to memory (subject to overflow detection) as controlled by the various SO-related state variables. If clear, the SO function is disabled, and therefore no vertex data will be streamed out to memory. However, the Rendering Disable and Render Stream Select fields will still be used to determine which vertices (if any) are forwarded down the pipeline for (possible) rendering.</p> <p>Programming Notes</p> <p>The SO Function enabled must be disabled if the3DSTATE_MESH_CONTROL::MeshShader Enable is set to 1.</p>	Format:	U1		
Format:	U1					
	30	<p>API Rendering Disable</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>If set, Indicates the API wants the SO stage not to forward any topologies down the pipeline. If clear, Indicates the API wants the SO stage to forward topologies associated with Render Stream Select down the pipeline. This bit is used even if SO Function Enable is DISABLED.</p> <p>Programming Notes</p> <p>The SOL unit generates an SOL_INT::Render_Enable which ultimately controls whether rendering occurs or not.</p>	Format:	U1		
Format:	U1					
	29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	28:27	<p>Render Stream Select</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.</p> <p>SO Function Enable must also be ENABLED in order for this field to select a stream for rendering. When SO Function Enable is DISABLED and Rendering Disable is cleared (i.e., rendering is enabled), StreamID is ignored downstream of the SO stage, allowing any stream to be rendered.</p>	Format:	U2		
Format:	U2					
	26	<p>Reorder Mode</p> <p>This bit controls how vertices of triangle objects in TRISTRIP[_ADJ] and TRISTRIP_REV are reordered for the purposes of stream-out only (does not impact rendering). See table in Input Buffering.</p>				

3DSTATE_STREAMOUT_BODY

		Value	Name	Description	
		0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	
		1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	
	25	SO Statistics Enable			
		Format:		Enable	
		This bit controls whether StreamOutput statistics register(s) can be incremented.			
		Value	Name	Description	
		0h	Disable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.	
		1h	Enable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.	
	24:23	Force Rendering			
		This field provides a work around override for the computation of SOL_INT::Render_Enable			
		Value	Name	Description	
		0h	Normal	SOL_INT::Render_Enable is computed normally	
		1h	Resvred		
		2h	Force_Off	Forces the rendering to be disabled.	
		3h	Force_on	Forces the rendering to be enabled.	
	22:0	Reserved			
		Access:		RO	
		Format:		MBZ	
1	31:30	Reserved			
		Access:		RO	
		Format:		MBZ	
	29	Stream 3 Vertex Read Offset			
		Format:		U1	
		Specifies amount of data to skip over before reading back Stream 3 vertex data. (See Stream 0 Vertex Read Offset)			
	28:24	Stream 3 Vertex Read Length			
		Format:		U5-1	
		(See Stream 0 Vertex Read Length)			
	23:22	Reserved			
		Access:		RO	
		Format:		MBZ	

3DSTATE_STREAMOUT_BODY

	21	Stream 2 Vertex Read Offset	Format:	U1	
		Specifies amount of data to skip over before reading back Stream 2 vertex data. (See Stream 0 Vertex Read Offset)			
	20:16	Stream 2 Vertex Read Length	Format:	U5-1	
	15:14	Reserved	Access:	RO	
	Format:	MBZ			
	13	Stream 1 Vertex Read Offset	Format:	U1	
		Specifies amount of data to skip over before reading back Stream 1 vertex data. (See Stream 0 Vertex Read Offset)			
	12:8	Stream 1 Vertex Read Length	Format:	U5-1	
		(See Stream 0 Vertex Read Length)			
	7:6	Reserved	Access:	RO	
	Format:	MBZ			
	5	Stream 0 Vertex Read Offset	Format:	U1	
		Specifies amount of data to skip over before reading back Stream 0 vertex data. Must be zero if the GS is enabled and the Output Vertex Size field in 3DSTATE_GS is programmed to 0 (i.e., one 16B unit).			
	4:0	Stream 0 Vertex Read Length	Format:	U5-1	
		Specifies amount of vertex data to read back for Stream 0 vertices, starting at the Stream 0 Vertex Read Offset location. Maximum readback is 17 256-bit units (34 128-bit vertex attributes). Read data past the end of the valid vertex data has undefined contents, and therefore shouldn't be used to source stream out data. Must be zero (i.e., read length = 256b) if the GS is enabled and the Output Vertex Size field in 3DSTATE_GS is programmed to 0 (i.e., one 16B unit).			
	2	31:28	Reserved	Access:	RO
		Format:	MBZ		
	27:16	Buffer 1 Surface Pitch			
	15:12	Reserved	Access:	RO	
		Format:	MBZ		

3DSTATE_STREAMOUT_BODY

	11:0	Buffer 0 Surface Pitch						
		<table border="1"> <tr> <td>Format:</td><td>U12</td></tr> </table> <p>This field specifies the pitch of the SO buffer in #Bytes.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td>[0,2048]</td><td>Must be 0 or a multiple of 4 Bytes.</td></tr> </tbody> </table>	Format:	U12	Value	Name	[0,2048]	Must be 0 or a multiple of 4 Bytes.
Format:	U12							
Value	Name							
[0,2048]	Must be 0 or a multiple of 4 Bytes.							
Programming Notes								
A Surface Pitch of 0 indicates an un-bound buffer. No writes are performed. Surface Base Address is ignored.								
3	31:28	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	27:16	Buffer 3 Surface Pitch						
		<table border="1"> <tr> <td>Format:</td><td>U12</td></tr> </table>	Format:	U12				
Format:	U12							
	15:12	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	11:0	Buffer 2 Surface Pitch						
		<table border="1"> <tr> <td>Format:</td><td>U12</td></tr> </table>	Format:	U12				
Format:	U12							

3DSTATE_TASK_CONTROL_BODY

3DSTATE_TASK_CONTROL_BODY - 3DSTATE_TASK_CONTROL_BODY

Size (in bits): 64																
Default Value: 0x00000000, 0x00000000																
DWord	Bit	Description														
0	31	<p>TaskShader Enable</p> <table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> <tr> <td colspan="2"> If TRUE AND MeshShaderEnable is TRUE, the TaskShader function is enabled and shall be used to dispatch TaskShader threadgroups directly with a 3DMESH command. If FALSE, the Task Shader function is disabled and no TaskShader threadgroups will be dispatched. if MeshShaderEnabled, 3DMESH commands will only cause MeshShader threadgroups to be dispatched. If MeshShaderDisabled, the Mesh Shader pipeline (including Task Shading) is completely disabled, and current TaskShader Enable state is ignored by HW. See MeshShader enable for more information. </td></tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th></tr> <tr> <td colspan="2"> MeshShader Enable shall be set to TRUE prior to execution of a 3DMESH command, irrespective of the TaskShader Enable setting. </td></tr> <tr> <td colspan="2"> 3DPRIMITIVE commands shall not be submitted when MeshShader Enable is TRUE. 3DMESH commands shall not be submitted when MeshShader Enable is FALSE. </td></tr> </table>	Format:	Boolean	If TRUE AND MeshShaderEnable is TRUE, the TaskShader function is enabled and shall be used to dispatch TaskShader threadgroups directly with a 3DMESH command. If FALSE, the Task Shader function is disabled and no TaskShader threadgroups will be dispatched. if MeshShaderEnabled, 3DMESH commands will only cause MeshShader threadgroups to be dispatched. If MeshShaderDisabled, the Mesh Shader pipeline (including Task Shading) is completely disabled, and current TaskShader Enable state is ignored by HW. See MeshShader enable for more information.		Programming Notes		MeshShader Enable shall be set to TRUE prior to execution of a 3DMESH command, irrespective of the TaskShader Enable setting.		3DPRIMITIVE commands shall not be submitted when MeshShader Enable is TRUE. 3DMESH commands shall not be submitted when MeshShader Enable is FALSE.					
Format:	Boolean															
If TRUE AND MeshShaderEnable is TRUE, the TaskShader function is enabled and shall be used to dispatch TaskShader threadgroups directly with a 3DMESH command. If FALSE, the Task Shader function is disabled and no TaskShader threadgroups will be dispatched. if MeshShaderEnabled, 3DMESH commands will only cause MeshShader threadgroups to be dispatched. If MeshShaderDisabled, the Mesh Shader pipeline (including Task Shading) is completely disabled, and current TaskShader Enable state is ignored by HW. See MeshShader enable for more information.																
Programming Notes																
MeshShader Enable shall be set to TRUE prior to execution of a 3DMESH command, irrespective of the TaskShader Enable setting.																
3DPRIMITIVE commands shall not be submitted when MeshShader Enable is TRUE. 3DMESH commands shall not be submitted when MeshShader Enable is FALSE.																
30		<p>Statistics Enable</p> <table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> <tr> <td colspan="2"> If TRUE, the TaskShader stage shall increment the TASK_INVOCATIONS statistics MMIO register by 1 for every enabled channel (i.e., API-level thread invocation) in every TaskShader EU thread dispatched as a result of the execution of a 3DMESH command. If FALSE, the TASK_INVOCATIONS register shall be maintained at its current value (i.e., not incremented). </td></tr> </table>	Format:	Boolean	If TRUE, the TaskShader stage shall increment the TASK_INVOCATIONS statistics MMIO register by 1 for every enabled channel (i.e., API-level thread invocation) in every TaskShader EU thread dispatched as a result of the execution of a 3DMESH command. If FALSE, the TASK_INVOCATIONS register shall be maintained at its current value (i.e., not incremented).											
Format:	Boolean															
If TRUE, the TaskShader stage shall increment the TASK_INVOCATIONS statistics MMIO register by 1 for every enabled channel (i.e., API-level thread invocation) in every TaskShader EU thread dispatched as a result of the execution of a 3DMESH command. If FALSE, the TASK_INVOCATIONS register shall be maintained at its current value (i.e., not incremented).																
29		<p>Fused EU Dispatch</p> <table border="1"> <tr> <td>Format:</td><td>Disable</td></tr> <tr> <td colspan="2"> This field specifies whether EU threads within TaskShader threadgroups may be dispatched as fused EU threads. </td></tr> <tr> <th colspan="2" style="text-align: center;">Value</th></tr> <tr> <td>1h</td><td>Fused EU Threads Disabled</td></tr> <tr> <td>0h</td><td>Fused EU Threads Enabled [Default]</td></tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th></tr> <tr> <td colspan="2"> Fused EU Dispatch shall not be disabled. </td></tr> </table>	Format:	Disable	This field specifies whether EU threads within TaskShader threadgroups may be dispatched as fused EU threads.		Value		1h	Fused EU Threads Disabled	0h	Fused EU Threads Enabled [Default]	Programming Notes		Fused EU Dispatch shall not be disabled.	
Format:	Disable															
This field specifies whether EU threads within TaskShader threadgroups may be dispatched as fused EU threads.																
Value																
1h	Fused EU Threads Disabled															
0h	Fused EU Threads Enabled [Default]															
Programming Notes																
Fused EU Dispatch shall not be disabled.																

3DSTATE_TASK_CONTROL_BODY - 3DSTATE_TASK_CONTROL_BODY

28	Thread Dispatch Priority	<p>Format: <input type="text"/> U1</p> <p>Specifies the priority of dispatch for TaskShader EU threads.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Normal</td> <td>Normal thread dispatch priority</td> </tr> <tr> <td>1h</td> <td>High</td> <td>High thread dispatch priority</td> </tr> </tbody> </table>	Value	Name	Description	0h	Normal	Normal thread dispatch priority	1h	High	High thread dispatch priority
Value	Name	Description									
0h	Normal	Normal thread dispatch priority									
1h	High	High thread dispatch priority									
27	Reserved	<table border="1"> <tr> <td>Access: <input type="text"/> RO</td> <td></td> </tr> <tr> <td>Format: <input type="text"/> MBZ</td> <td></td> </tr> </table>	Access: <input type="text"/> RO		Format: <input type="text"/> MBZ						
Access: <input type="text"/> RO											
Format: <input type="text"/> MBZ											
26	Cross Thread Group Thread Fusing Disable	<p>Format: <input type="text"/> Boolean</p> <p>If FALSE, Task will enable fusing of threads across multiple thread group.</p> <p>If TRUE, Task will disable fusing of threads across multiple thread groups. Fusing will only be done within a thread group.</p>									
25:9	Reserved	<table border="1"> <tr> <td>Access: <input type="text"/> RO</td> <td></td> </tr> <tr> <td>Format: <input type="text"/> MBZ</td> <td></td> </tr> </table>	Access: <input type="text"/> RO		Format: <input type="text"/> MBZ						
Access: <input type="text"/> RO											
Format: <input type="text"/> MBZ											
8:0	Maximum Number of ThreadGroups	<p>Format: <input type="text"/> U9-1</p> <p>This field specifies the maximum number of threadgroups <u>within a GSlice</u> that may be used to execute TaskShader kernels.</p> <p>Range: [0, 2^9-1], representing [1, 2^9] threadgroups.</p> <p>Normally set to the maximum number of threadgroups supported by the TSL unit.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,511]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,511]						
Value	Name										
[0,511]											
1	31:10	Scratch Space Buffer <p>Format: <input type="text"/> SurfaceStateOffset[27:6]</p> <p>Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address.</p> <table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="2"> <p>The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.</p> <p>(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)</p> </td> </tr> </tbody> </table>	Programming Notes		<p>The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.</p> <p>(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)</p>						
Programming Notes											
<p>The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.</p> <p>(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)</p>											
	9:0	Reserved <table border="1"> <tr> <td>Access: <input type="text"/> RO</td> <td></td> </tr> <tr> <td>Format: <input type="text"/> MBZ</td> <td></td> </tr> </table>	Access: <input type="text"/> RO		Format: <input type="text"/> MBZ						
Access: <input type="text"/> RO											
Format: <input type="text"/> MBZ											



3DSTATE_TASK_REDISTRIB_BODY

3DSTATE_TASK_REDISTRIB_BODY - 3DSTATE_TASK_REDISTRIB_BODY

Size (in bits): 32

Default Value: 0x00000000

The state variables contained in this command are used to control the possible redistribution of Task output across the "lower" portions of the enabled geometry pipelines. Task output refers to the TaskTG's request for dispatch and processing of MeshShader threadgroups (MeshTGs). The lower portion of a geometry pipeline starts with the MeshShader stage.

With Task Redistribution disabled, all the MeshTGs generated by a batch of TaskTGs (BOT) in an upper portion of a geometry pipeline will be restricted to execute on the lower portion of that same geometry pipeline in the containing geometry slice. As geometry slice compute (EU) resources and pre-raster-crossbar buffering capacity are limited, restricting a large number of MeshTGs to execute on only one geometry slice can lead to load imbalance and therefore a risk of a multi-slice configuration approaching single-slice performance. Therefore the ability to redistribute large numbers of MeshTGs across all enabled geometry slices is desired.

The states variables contained in this command (a) enable and control the mode of redistribution, as well as (b) provide tunable parameters used to determine the granularity and threshold limits related to the redistribution. These states allow tradeoffs to be made which attempt to balance the granularity of distribution while reducing overheads imposed by the redistribution mechanism.

DWord	Bit	Description															
0	31:18	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	17:16	Local BOT Accumulator Threshold BOTs with accumulated dispatch requests of MeshTGs containing total TG counts less than or equal to this value multiplied by the TargetMeshBatchSize are considered local BOTs and therefore are not subject to Task Redistribution. Once a BOT exceeds this threshold, subsequent large Tasks shall be subject to Task Redistribution. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>MULTIPLIER_0</td><td>Specifying a value of 0 requires BOTs to be comprised completely of culled or "small" Tasks in order to be considered a "Local BOT". Any Task exceeding the SmallTaskThreshold will be subject to Task Redistribution.</td></tr> <tr> <td>1h</td><td>MULTIPLIER_1</td><td>Specifying a value of 1 sets the LocalBOTAccumThreshold to 1*TargetMeshBatchSize.</td></tr> <tr> <td>2h</td><td>MULTIPLIER_2</td><td>Specifying a value of 2 sets the LocalBOTAccumThreshold to 2*TargetMeshBatchSize.</td></tr> <tr> <td>3h</td><td>MULTIPLIER_4</td><td>Specifying a value of 3 sets the LocalBOTAccumThreshold to 4*TargetMeshBatchSize.</td></tr> </tbody> </table>	Value	Name	Description	0h	MULTIPLIER_0	Specifying a value of 0 requires BOTs to be comprised completely of culled or "small" Tasks in order to be considered a "Local BOT". Any Task exceeding the SmallTaskThreshold will be subject to Task Redistribution.	1h	MULTIPLIER_1	Specifying a value of 1 sets the LocalBOTAccumThreshold to 1*TargetMeshBatchSize.	2h	MULTIPLIER_2	Specifying a value of 2 sets the LocalBOTAccumThreshold to 2*TargetMeshBatchSize.	3h	MULTIPLIER_4	Specifying a value of 3 sets the LocalBOTAccumThreshold to 4*TargetMeshBatchSize.
Value	Name	Description															
0h	MULTIPLIER_0	Specifying a value of 0 requires BOTs to be comprised completely of culled or "small" Tasks in order to be considered a "Local BOT". Any Task exceeding the SmallTaskThreshold will be subject to Task Redistribution.															
1h	MULTIPLIER_1	Specifying a value of 1 sets the LocalBOTAccumThreshold to 1*TargetMeshBatchSize.															
2h	MULTIPLIER_2	Specifying a value of 2 sets the LocalBOTAccumThreshold to 2*TargetMeshBatchSize.															
3h	MULTIPLIER_4	Specifying a value of 3 sets the LocalBOTAccumThreshold to 4*TargetMeshBatchSize.															
	15:13	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																

3DSTATE_TASK_REDISTRIB_BODY - 3DSTATE_TASK_REDISTRIB_BODY

	Small TaskThreshold											
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U3</td> </tr> </table> <p>This field specifies the Small Task Threshold as a power of two Mesh ThreadGroups. I.e., programming a value of N specifies a threshold size of 2^N Mesh ThreadGroups. Tasks generating MeshTG dispatch request counts less than or equal to this threshold are considered small Tasks and are always be processed locally (not considered for Task Redistribution).</p>	Format:	U3									
Format:	U3											
Reserved												
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
	Target Mesh Batch Size <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U4</td> </tr> </table> <p>This field specifies the Target Mesh Batch Size as a power of two Mesh ThreadGroups. I.e., programming a value of N specifies a batch size of 2^N Mesh ThreadGroups. When Task Redistribution is enabled and TaskRedistributionLevel == TASKREDISTRIB_BOM, the TargetMeshBatchSize is used to determine how finely Tasks are subdivided (into Mesh ThreadGroups) before being redistributed. The TargetMeshBatchSize is also used as a unit value for the LocalBOTAccumThreshold.</p> <table border="1" style="width: 100%; margin-top: 2px;"> <thead> <tr> <th style="padding: 2px; text-align: center;">Value</th> <th style="padding: 2px; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">[0,10]</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>	Format:	U4	Value	Name	[0,10]						
Format:	U4											
Value	Name											
[0,10]												
	Task Redistribution Level <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U2</td> </tr> </table> <p>This field is used to specify the granularity at which Task Redistribution (when enabled) is to occur.</p> <table border="1" style="width: 100%; margin-top: 2px;"> <thead> <tr> <th style="padding: 2px; text-align: center;">Value</th> <th style="padding: 2px; text-align: center;">Name</th> <th style="padding: 2px; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px;">TASKREDISTRIB_TASK</td> <td style="padding: 2px;">All MeshTGs generated (regardless of number) by each Task are processed by a selected geometry pipe.</td> </tr> <tr> <td style="padding: 2px; text-align: center;">1</td> <td style="padding: 2px;">TASKREDISTRIB_BOM</td> <td style="padding: 2px;">The MeshTG dispatch requests generated by each Task are first divided into batches of MeshTGs (BOMs), and then each BOM is processed by a selected geometry pipe. The size of the redistributed BOMs is determined by TargetMeshBatchSize, with trailing BOMs containing a residual number of MeshTGs. BOMs may not span multiple Tasks.</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0	TASKREDISTRIB_TASK	All MeshTGs generated (regardless of number) by each Task are processed by a selected geometry pipe.	1	TASKREDISTRIB_BOM	The MeshTG dispatch requests generated by each Task are first divided into batches of MeshTGs (BOMs), and then each BOM is processed by a selected geometry pipe. The size of the redistributed BOMs is determined by TargetMeshBatchSize, with trailing BOMs containing a residual number of MeshTGs. BOMs may not span multiple Tasks.
Format:	U2											
Value	Name	Description										
0	TASKREDISTRIB_TASK	All MeshTGs generated (regardless of number) by each Task are processed by a selected geometry pipe.										
1	TASKREDISTRIB_BOM	The MeshTG dispatch requests generated by each Task are first divided into batches of MeshTGs (BOMs), and then each BOM is processed by a selected geometry pipe. The size of the redistributed BOMs is determined by TargetMeshBatchSize, with trailing BOMs containing a residual number of MeshTGs. BOMs may not span multiple Tasks.										
	Task Redistribution Mode <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U2</td> </tr> </table> <p>This field specifies whether TaskRedistribution is enabled, and if so how redistribution output (Tasks or BOMs, depending on TaskRedistributionLevel) are distributed across enabled geometry pipes.</p>	Format:	U2									
Format:	U2											

3DSTATE_TASK_REDISTRIB_BODY - **3DSTATE_TASK_REDISTRIB_BODY**

	Value	Name	Description
	0	TASKREDISTRIB_OFF	Task Redistribution is disabled. All Tasks will be completely processed by the geometry slice upon which the TaskShader threadgroup.executed.
	1	TASKREDISTRIB_RR_STRICT	Tasks may be distributed across enabled geometry pipes. The receiving pipes are selected in strict round-robin order (i.e., redistribution will wait until the next round-robin pipeline can accept the redistribution request).
	2	TASKREDISTRIB_RR_FREE	Tasks may be distributed across enabled geometry pipes. The receiving pipes are selected in round-robin order, skipping over pipes that cannot currently receive new requests. If no pipes are free, the HW will wait until one becomes available.

3DSTATE_TASK_SHADER_BODY

3DSTATE_TASK_SHADER_BODY - 3DSTATE_TASK_SHADER_BODY										
DWord	Bit	Description								
0..1	63:32	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
31:6	Kernel Start Pointer <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[31:6]</td> </tr> </table> <p>Specifies the 64-byte aligned address offset of the first instruction in the kernel. This pointer is relative to the Instruction Base Address.</p>	Format:	InstructionBaseOffset[31:6]							
Format:	InstructionBaseOffset[31:6]									
5:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
31:23	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
2	22:20	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
19	Denorm Mode <p>This field specifies how Float denormalized numbers are handles in the dispatched thread.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Ftz</td> <td>Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.</td> </tr> <tr> <td>1h</td> <td>SetByKernel</td> <td>Denorms will be handled in by kernel.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.	1h	SetByKernel	Denorms will be handled in by kernel.
Value	Name	Description								
0h	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.								
1h	SetByKernel	Denorms will be handled in by kernel.								
18	Single Program Flow <p>Specifies whether the kernel program has a single program flow (SIMDnxm with m = 1) or multiple program flows (SIMDnxm with m > 1).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> </tr> <tr> <td>1h</td> <td>Single</td> </tr> </tbody> </table>	Value	Name	0h	Multiple	1h	Single			
Value	Name									
0h	Multiple									
1h	Single									
17	17	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									

3DSTATE_TASK_SHADER_BODY - 3DSTATE_TASK_SHADER_BODY

	16	Floating Point Mode Specifies the floating point mode used by the dispatched thread.	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td>IEEE-754</td></tr> <tr> <td style="text-align: center;">1h</td><td>Alternate</td></tr> </tbody> </table>	Value	Name	0h	IEEE-754	1h	Alternate
Value	Name								
0h	IEEE-754								
1h	Alternate								
	15:14	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								
	13	Illegal Opcode Exception Enable This bit gets loaded into EU CR0.1[12] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table>	Format:	Enable				
Format:	Enable								
	12	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								
	11	Mask Stack Exception Enable This bit gets loaded into EU CR0.1[11]. See <i>Exceptions and ISA Execution Environment</i> .	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table>	Format:	Enable				
Format:	Enable								
	10	Software Exception Enable This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table>	Format:	Enable				
Format:	Enable								
	9:0	Local X Maximum The maximum value of the threadgroup's Local ID in X.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U10</td></tr> </table>	Format:	U10				
Format:	U10								
	7	Software Exception Enable This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table>	Format:	Enable				
Format:	Enable								
3	31	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO								
Format:	MBZ								
	30:28	Number of Barriers Specifies number of barriers in the threadgroup.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%; color: red;">BARRIER_SIZE</td></tr> </table>	Format:	BARRIER_SIZE				
Format:	BARRIER_SIZE								
	27:24	Preferred SLM Allocation Size Specifies the Preferred SLM Allocation Size per subslice.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%; color: red;">PREFERRED_SLM_SIZE</td></tr> </table>	Format:	PREFERRED_SLM_SIZE				
Format:	PREFERRED_SLM_SIZE								

3DSTATE_TASK_SHADER_BODY - 3DSTATE_TASK_SHADER_BODY																		
	23:22	Rounding Mode																
		Format:	U2															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00b</td><td>RTNE [Default]</td><td>Round to Nearest Even</td></tr> <tr> <td>01b</td><td>RU</td><td>Round toward +Infinity</td></tr> <tr> <td>10b</td><td>RD</td><td>Round toward -Infinity</td></tr> <tr> <td>11b</td><td>RTZ</td><td>Round toward Zero</td></tr> </tbody> </table>	Value	Name	Description	00b	RTNE [Default]	Round to Nearest Even	01b	RU	Round toward +Infinity	10b	RD	Round toward -Infinity	11b	RTZ	Round toward Zero	
Value	Name	Description																
00b	RTNE [Default]	Round to Nearest Even																
01b	RU	Round toward +Infinity																
10b	RD	Round toward -Infinity																
11b	RTZ	Round toward Zero																
	21	Reserved																
		Access:	RO															
		Format:	MBZ															
	20:16	Shared Local Memory Size																
		Format:	SLM_SIZE															
		This field indicates how much Shared Local Memory each thread group requires.																
	15:10	Reserved																
		Access:	RO															
		Format:	MBZ															
	9:0	Number of Threads in GPGPU Thread Group																
		Format:	U10															
		Specifies the number of EU threads that are in each TaskShader thread group.																
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[1,128]</td><td>[Default]</td><td></td></tr> <tr> <td>[1,64]</td><td></td><td>The minimum value is 1.</td></tr> </tbody> </table>	Value	Name	Description	[1,128]	[Default]		[1,64]		The minimum value is 1.							
Value	Name	Description																
[1,128]	[Default]																	
[1,64]		The minimum value is 1.																
		<h3>Programming Notes</h3> <p>The Number of Threads in GPGPU Thread Group shall conform to the following: $(\text{SIMD Size} * (\text{Number of Threads in GPGPU Thread Group}-1)) < \text{Local X Max} \leq (\text{SIMD Size} * \text{Number of Threads in GPGPU Thread Group})$</p>																
4	31:30	SIMD Size																
4		This field determines the size of the payload and the number of bits of the execution mask that are expected. The kernel pointed to by the interface descriptor should match the SIMD declared here.																
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>SIMD8</td><td>8 LSBs of the execution mask are used</td></tr> <tr> <td>1</td><td>SIMD16</td><td>16 LSBs used in execution mask</td></tr> <tr> <td>2</td><td>SIMD32</td><td>32 bits of execution mask used</td></tr> </tbody> </table>	Value	Name	Description	0	SIMD8	8 LSBs of the execution mask are used	1	SIMD16	16 LSBs used in execution mask	2	SIMD32	32 bits of execution mask used				
Value	Name	Description																
0	SIMD8	8 LSBs of the execution mask are used																
1	SIMD16	16 LSBs used in execution mask																
2	SIMD32	32 bits of execution mask used																
	29:28	Message SIMD																
		Format:	U2															

3DSTATE_TASK_SHADER_BODY - 3DSTATE_TASK_SHADER_BODY

		Specifies the SIMD size of the messages used to access the local data. When the message size is less than the thread SIMD size, then the Local ID are batched so that the smaller message SIMD size keep full cache lines together in fused threads.								
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>SIMD8</td></tr> <tr> <td style="text-align: center;">1</td><td>SIMD16</td></tr> <tr> <td style="text-align: center;">2</td><td>SIMD32</td></tr> </tbody> </table>	Value	Name	0	SIMD8	1	SIMD16	2	SIMD32
Value	Name									
0	SIMD8									
1	SIMD16									
2	SIMD32									
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Restriction</th></tr> </thead> <tbody> <tr> <td>Message SIMD must be <= Thread SIMD size.</td></tr> </tbody> </table>	Restriction	Message SIMD must be <= Thread SIMD size.						
Restriction										
Message SIMD must be <= Thread SIMD size.										
27:23	Reserved	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td style="text-align: center;">RO</td></tr> <tr> <td>Format:</td><td style="text-align: center;">MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
22	XPO Required	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td style="text-align: center;">Boolean</td></tr> </table> <p>This bit shall be set if the TaskShader kernel requires a valid XPO value to be included in the thread payload. If a subsequent 3DMESH command includes Extended Parameter 0, that value will be included in the thread payload, otherwise the value 0 will be provided as a default. If this bit is clear, any Extended Parameter 0 value in the payload is UNDEFINED.</p>	Format:	Boolean						
Format:	Boolean									
21	Accesses UAV	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td style="text-align: center;">Boolean</td></tr> </table> <p>This field must be programmed to TRUE if the TaskShader kernel contains an access to a UAV surface.</p>	Format:	Boolean						
Format:	Boolean									
20	Systolic Mode Enable	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td style="text-align: center;">Enable</td></tr> </table> <p>This bit specifies whether systolic mode is enabled or not. This field is overwritten by the hardware based on the pipeline select systolic mode. This is required as part of the thread dispatch to ensure systolic array operations are only executed when systolic mode is enabled.</p>	Format:	Enable						
Format:	Enable									
19	Emit Inline Parameter	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td style="text-align: center;">Enable</td></tr> </table> <p>When set, all threads in the threadgroup will have a payload register emitted with the Inline Data from this command. This register will immediately follow the register position for all the Local ID payloads.</p> <table border="1" style="width: 100%; border-top: none;"> <thead> <tr> <th style="text-align: center;">Programming Notes</th></tr> </thead> <tbody> <tr> <td>The Inline Parameter is used to pass up to 8 Dwords of addresses for kernel parameters. Passing them inline bypasses the memory latency of fetching those parameters from Indirect Data. Only 1 register of data is supported for inline delivery.</td></tr> </tbody> </table>	Format:	Enable	Programming Notes	The Inline Parameter is used to pass up to 8 Dwords of addresses for kernel parameters. Passing them inline bypasses the memory latency of fetching those parameters from Indirect Data. Only 1 register of data is supported for inline delivery.				
Format:	Enable									
Programming Notes										
The Inline Parameter is used to pass up to 8 Dwords of addresses for kernel parameters. Passing them inline bypasses the memory latency of fetching those parameters from Indirect Data. Only 1 register of data is supported for inline delivery.										
18	Emit Local ID X	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td style="text-align: center;">Enable</td></tr> </table> <p>When set, all threads in the threadgroup will have one (SIMD8, SIMD16) or two (SIMD32)</p>	Format:	Enable						
Format:	Enable									

3DSTATE_TASK_SHADER_BODY - 3DSTATE_TASK_SHADER_BODY

		payload register(s) emitted containing Local ID X values.				
	17	<p>L3 Prefetch Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Disable</td> </tr> </table> <p>If this bit is set, the prefetching of the indirect data into L3 is disabled.</p>	Format:	Disable		
Format:	Disable					
	16:0	<p>Indirect Data Length</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U17</td> </tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored.</p> <p>When present, the indirect data is pre-fetched into the L3 cache for the benefit of the threads that directly load their parameter data.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="background-color: #e0e0ff; text-align: center; padding: 2px;">Restriction</th> </tr> <tr> <td style="padding: 2px;">Indirect Data Length is a multiple of 64 bytes (size of L3 cacheline). Bits [5:0] MBZ. Maximum supported value is 2^{17}(total GRF size * maximum threads/threadgroup). Typical value is much smaller:$2^{11} = 32$ cache-lines.</td> </tr> </table>	Format:	U17	Restriction	Indirect Data Length is a multiple of 64 bytes (size of L3 cacheline). Bits [5:0] MBZ. Maximum supported value is 2^{17} (total GRF size * maximum threads/threadgroup). Typical value is much smaller: $2^{11} = 32$ cache-lines.
Format:	U17					
Restriction						
Indirect Data Length is a multiple of 64 bytes (size of L3 cacheline). Bits [5:0] MBZ. Maximum supported value is 2^{17} (total GRF size * maximum threads/threadgroup). Typical value is much smaller: $2^{11} = 32$ cache-lines.						
5	31:0	<p>Execution Mask</p> <p>The execution mask is used with the last thread dispatched in a threadgroup, to mask off the SIMD lanes that are outside the range of number of local IDs in the group . All other threads dispatched in the threadgroup always have the all the SIMD lanes enabled.</p> <p>All local IDs in the threadgroup are assumed to be fully packed into all the SIMD lanes, with only the last thread potentially having a partial SIMD lane use.</p> <p>A SIMD32 thread uses all the execution mask bits. A SIMD16 thread uses the lower 16 bits of the execution mask. A SIMD8 thread uses the lower 8 bits of the execution mask..</p>				

3DSTATE_TASK_SHADER_DATA_BODY

3DSTATE_TASK_SHADER_DATA_BODY -						
3DSTATE_TASK_SHADER_DATA_BODY						
DWord	Bit	Description				
0	31:6	<p>Indirect Data Start Address</p> <table border="1"> <tr> <td>Format:</td> <td>GeneralStateOffset[31:6]</td> </tr> </table> <p>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the General State Base Address. It is the 64-byte aligned address of the indirect data.</p> <p>The address is delivered to the kernel in the thread's R0 payload. The kernel is responsible for loading the indirect data from memory into the thread's registers for use.</p> <p>Programming Notes</p> <p>The thread payload layout is a kernel parameter convention coordinated between the driver that writes the indirect data, and the compiler prolog code that loads the indirect data into registers. Different API's may have different conventions.</p>	Format:	GeneralStateOffset[31:6]		
Format:	GeneralStateOffset[31:6]					
<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>			Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
1..8	255:0	<p>Inline Data</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> </table> <p>When 3DSTATE_TASK_SHADER::EmitInlineParameter is enabled, this data is copied as the first cross-thread payload parameter for each thread.</p>	Format:	U32[8]		
Format:	U32[8]					

3DSTATE_TBIMR_TILE_PASS_INFO_BODY

3DSTATE_TBIMR_TILE_PASS_INFO_BODY				
DWord	Bit	Description		
0	31:30	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
29:16	Tile rectangle width			
	<table border="1"> <tr> <td>Format:</td><td>U14</td></tr> <tr> <td>Tile rectangle width in pixels</td><td></td></tr> </table>	Format:	U14	Tile rectangle width in pixels
Format:	U14			
Tile rectangle width in pixels				
Programming Notes				
If tile hashing mode is enable the value must be a power of 2 If pixel hashing mode is enable the value must be a multiple of the Slice Hashing Table element size (16 or 32 depending on the Cross Slice Hashing Mode value)				
15:14	Reserved			
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:
Access:	RO			
Format:	MBZ			
13:0	Tile rectangle height			
	<table border="1"> <tr> <td>Format:</td><td>U14</td></tr> <tr> <td>Tile rectangle height in pixels</td><td></td></tr> </table>	Format:	U14	Tile rectangle height in pixels
Format:	U14			
Tile rectangle height in pixels				
Programming Notes				
If tile hashing mode is enable the value must be a power of 2 If pixel hashing mode is enable the value must be a multiple of the Slice Hashing Table element size (16 or 32 depending on the Cross Slice Hashing Mode value)				
1	31:16	Horizontal Tile Count		
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td>Number of tiles in horizontal direction</td><td></td></tr> </table>	Format:	U16
Format:	U16			
Number of tiles in horizontal direction				
Programming Notes				
Maximum number of horizontal tiles is 32. Number of tiles in horizontal direction x Horizontal Tile size must be equal or greater than the horizontal render target				
15:0	Vertical Tile Count			
	<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td>Number of tiles in vertical direction</td><td></td></tr> </table>	Format:	U16	Number of tiles in vertical direction
Format:	U16			
Number of tiles in vertical direction				
Programming Notes				
Maximum number of vertical tiles is 32. Number of tiles in vertical direction x verticalTile size must be equal or greater than the vertical				

3DSTATE_TBIMR_TILE_PASS_INFO_BODY																				
		render target																		
2	31:6	Reserved																		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
5:3	Batch Size Programs the TBIMR batch size	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>0</td><td>32 Batch Size</td></tr> <tr><td>1</td><td>64 Batch Size</td></tr> <tr><td>2</td><td>128 Batch Size</td></tr> <tr><td>3</td><td>256 Batch Size</td></tr> <tr><td>4</td><td>512 Batch Size</td></tr> <tr><td>5</td><td>1024 Batch Size [Default]</td></tr> <tr><td>6</td><td>Reserved</td></tr> <tr><td>7</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0	32 Batch Size	1	64 Batch Size	2	128 Batch Size	3	256 Batch Size	4	512 Batch Size	5	1024 Batch Size [Default]	6	Reserved	7	Reserved
Value	Name																			
0	32 Batch Size																			
1	64 Batch Size																			
2	128 Batch Size																			
3	256 Batch Size																			
4	512 Batch Size																			
5	1024 Batch Size [Default]																			
6	Reserved																			
7	Reserved																			
2	Tile Box Check If tile box check is enable, TBIMR batches will start only when a poly size is larger than the current tile size. It will start collecting the batch if poly width is larger than tile width or if poly height is larger than tile height.	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>1</td><td>Enable Tile Box Check [Default]</td></tr> <tr><td>0</td><td>Disable Tile Box Check</td></tr> </tbody> </table>	Value	Name	1	Enable Tile Box Check [Default]	0	Disable Tile Box Check												
Value	Name																			
1	Enable Tile Box Check [Default]																			
0	Disable Tile Box Check																			
1	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
0	Walk Pattern This bit selects the walking pattern of the TBIMR Super Tile and tile. If Z-Walk or Snake walk pattern is selected, it will be used to walk through the Super Tiles. All tiles of the super tile will also use the same walking pattern.	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>0</td><td>Z-Walk Pattern [Default]</td></tr> <tr><td>1</td><td>Snake Walk Pattern</td></tr> </tbody> </table>	Value	Name	0	Z-Walk Pattern [Default]	1	Snake Walk Pattern												
Value	Name																			
0	Z-Walk Pattern [Default]																			
1	Snake Walk Pattern																			

3DSTATE_TE_BODY

3DSTATE_TE_BODY																																			
DWord	Bit	Description																																	
0	31:30	<p>Local BOP Accumulator Threshold Batches of tessellated patches (BOPs) generating triangle counts less than or equal to this value multiplied by the TargetBlockSize are considered local BOPs. Once a BOP exceeds this threshold, subsequent large patches shall be subject to patch distribution.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>MULTIPLIER_0</td> <td>Specifying a value of 0 requires BOPs to be comprised completely of culled, DoMin and/or "small" patches in order to be considered a "Local BOP". Any patch exceeding the SmallPatchThreshold will be subject to tessellation redistribution.</td> </tr> <tr> <td>1h</td> <td>MULTIPLIER_1</td> <td>Specifying a value of 1 sets the LocalBOPAccumThreshold to 1*TargetBlockSize.</td> </tr> <tr> <td>2h</td> <td>MULTIPLIER_2</td> <td>Specifying a value of 2 sets the LocalBOPAccumThreshold to 2*TargetBlockSize.</td> </tr> <tr> <td>3h</td> <td>MULTIPLIER_4</td> <td>Specifying a value of 3 sets the LocalBOPAccumThreshold to 4*TargetBlockSize.</td> </tr> </tbody> </table>	Value	Name	Description	0h	MULTIPLIER_0	Specifying a value of 0 requires BOPs to be comprised completely of culled, DoMin and/or "small" patches in order to be considered a "Local BOP". Any patch exceeding the SmallPatchThreshold will be subject to tessellation redistribution.	1h	MULTIPLIER_1	Specifying a value of 1 sets the LocalBOPAccumThreshold to 1*TargetBlockSize.	2h	MULTIPLIER_2	Specifying a value of 2 sets the LocalBOPAccumThreshold to 2*TargetBlockSize.	3h	MULTIPLIER_4	Specifying a value of 3 sets the LocalBOPAccumThreshold to 4*TargetBlockSize.																		
Value	Name	Description																																	
0h	MULTIPLIER_0	Specifying a value of 0 requires BOPs to be comprised completely of culled, DoMin and/or "small" patches in order to be considered a "Local BOP". Any patch exceeding the SmallPatchThreshold will be subject to tessellation redistribution.																																	
1h	MULTIPLIER_1	Specifying a value of 1 sets the LocalBOPAccumThreshold to 1*TargetBlockSize.																																	
2h	MULTIPLIER_2	Specifying a value of 2 sets the LocalBOPAccumThreshold to 2*TargetBlockSize.																																	
3h	MULTIPLIER_4	Specifying a value of 3 sets the LocalBOPAccumThreshold to 4*TargetBlockSize.																																	
	29:26	<p>Target Block Size When TessellationDistributionLevel == TEDLEVEL_REGION, the TargetBlockSize is used to determine how finely large patches shall be subdivided for the purposes of redistribution. The total number of triangles in the patch is divided by the TargetBlockSize and the result shall be rounded up to a supported number of regions given the DomainType (TRI: 1,2,3,6; QUAD: 1,2,4) subject to the corresponding maximum number of regions. The TargetBlockSize is also used as a unit value for the LocalBOPAccumThreshold.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>64_TRIANGLES</td> <td>64 triangles</td> </tr> <tr> <td>01h</td> <td>96_TRIANGLES</td> <td>96 triangles</td> </tr> <tr> <td>02h</td> <td>128_TRIANGLES</td> <td>128 triangles</td> </tr> <tr> <td>03h</td> <td>192_TRIANGLES</td> <td>192 triangles</td> </tr> <tr> <td>04h</td> <td>256_TRIANGLES</td> <td>256 triangles</td> </tr> <tr> <td>05h</td> <td>384_TRIANGLES</td> <td>384 triangles</td> </tr> <tr> <td>06h</td> <td>512_TRIANGLES</td> <td>512 triangles</td> </tr> <tr> <td>07h</td> <td>768_TRIANGLES</td> <td>768 triangles</td> </tr> <tr> <td>08h</td> <td>1K_TRIANGLES</td> <td>1K triangles</td> </tr> <tr> <td>09h</td> <td>1.5K_TRIANGLES</td> <td>1.5K triangles</td> </tr> </tbody> </table>	Value	Name	Description	00h	64_TRIANGLES	64 triangles	01h	96_TRIANGLES	96 triangles	02h	128_TRIANGLES	128 triangles	03h	192_TRIANGLES	192 triangles	04h	256_TRIANGLES	256 triangles	05h	384_TRIANGLES	384 triangles	06h	512_TRIANGLES	512 triangles	07h	768_TRIANGLES	768 triangles	08h	1K_TRIANGLES	1K triangles	09h	1.5K_TRIANGLES	1.5K triangles
Value	Name	Description																																	
00h	64_TRIANGLES	64 triangles																																	
01h	96_TRIANGLES	96 triangles																																	
02h	128_TRIANGLES	128 triangles																																	
03h	192_TRIANGLES	192 triangles																																	
04h	256_TRIANGLES	256 triangles																																	
05h	384_TRIANGLES	384 triangles																																	
06h	512_TRIANGLES	512 triangles																																	
07h	768_TRIANGLES	768 triangles																																	
08h	1K_TRIANGLES	1K triangles																																	
09h	1.5K_TRIANGLES	1.5K triangles																																	

		<table border="1"> <tr><td>0Ah</td><td colspan="6">2K_TRIANGLES</td><td colspan="2">2K triangles</td></tr> <tr><td>0Bh</td><td colspan="6">3K_TRIANGLES</td><td colspan="2">3K triangles</td></tr> <tr><td>0Ch</td><td colspan="6">4K_TRIANGLES</td><td colspan="2">4K triangles</td></tr> <tr><td>0Dh</td><td colspan="6">6K_TRIANGLES</td><td colspan="2">6K triangles</td></tr> <tr><td>0Eh</td><td colspan="6">8K_TRIANGLES</td><td colspan="2">8K triangles</td></tr> <tr><td>0Fh</td><td colspan="6">12K_TRIANGLES</td><td colspan="2">12K triangles</td></tr> </table>	0Ah	2K_TRIANGLES						2K triangles		0Bh	3K_TRIANGLES						3K triangles		0Ch	4K_TRIANGLES						4K triangles		0Dh	6K_TRIANGLES						6K triangles		0Eh	8K_TRIANGLES						8K triangles		0Fh	12K_TRIANGLES						12K triangles																																																																															
0Ah	2K_TRIANGLES						2K triangles																																																																																																																															
0Bh	3K_TRIANGLES						3K triangles																																																																																																																															
0Ch	4K_TRIANGLES						4K triangles																																																																																																																															
0Dh	6K_TRIANGLES						6K triangles																																																																																																																															
0Eh	8K_TRIANGLES						8K triangles																																																																																																																															
0Fh	12K_TRIANGLES						12K triangles																																																																																																																															
	25:24	<p>Small Patch Threshold</p> <p>Patches generating triangle counts less than or equal to this value are considered small patches and are always be processed locally (not considered for patch distribution).</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>0</td><td>8_TRIANGLES</td><td>8 triangles</td></tr> <tr><td>1</td><td>16_TRIANGLES</td><td>16 triangles</td></tr> <tr><td>2</td><td>32_TRIANGLES</td><td>32 triangles</td></tr> <tr><td>3</td><td>64_TRIANGLES</td><td>64 triangles</td></tr> </tbody> </table>	Value	Name	Description	0	8_TRIANGLES	8 triangles	1	16_TRIANGLES	16 triangles	2	32_TRIANGLES	32 triangles	3	64_TRIANGLES	64 triangles																																																																																																																					
Value	Name	Description																																																																																																																																				
0	8_TRIANGLES	8 triangles																																																																																																																																				
1	16_TRIANGLES	16 triangles																																																																																																																																				
2	32_TRIANGLES	32 triangles																																																																																																																																				
3	64_TRIANGLES	64 triangles																																																																																																																																				
	23:22	<p>Patch Header Layout</p> <p>This field describes the layout of the tessellation factor DWORDS in the patch header. The layout depends on the value of this field and the TE Domain.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th colspan="9">Description</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>0h</td><td>LEGACY</td><td></td><td>DW7</td><td>DW6</td><td>DW5</td><td>DW4</td><td>DW3</td><td>DW2</td><td>DW1</td><td>DW0</td><td></td></tr> <tr> <td></td><td></td><td>QUAD</td><td>UEQ0</td><td>UEQ1</td><td>VEQ0</td><td>VEQ1</td><td>Inside U</td><td>Inside V</td><td>-</td><td>-</td><td></td></tr> <tr> <td></td><td></td><td>TRI</td><td>UEQ0</td><td>VEQ0</td><td>WEQ0</td><td>Inside</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td></tr> <tr> <td></td><td></td><td>ISOLINE</td><td>Line Detail</td><td>Line Density</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td></tr> <tr> <td>2h</td><td>REVERSED</td><td></td><td>DW7</td><td>DW6</td><td>DW5</td><td>DW4</td><td>DW3</td><td>DW2</td><td>DW1</td><td>DW0</td><td></td></tr> <tr> <td></td><td></td><td>QUAD</td><td>-</td><td>-</td><td>Inside V</td><td>Inside U</td><td>VEQ1</td><td>VEQ0</td><td>UEQ1</td><td>UEQ0</td><td></td></tr> <tr> <td></td><td></td><td>TRI</td><td>-</td><td>-</td><td>-</td><td>-</td><td>Inside</td><td>WEQ0</td><td>VEQ0</td><td>UEQ0</td><td></td></tr> <tr> <td></td><td></td><td>ISOLINE</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>Line Density</td><td>Line Detail</td><td></td></tr> <tr> <td>3h</td><td>REVERSED_TRI_INSIDE_SEPARATE</td><td></td><td>DW7</td><td>DW6</td><td>DW5</td><td>DW4</td><td>DW3</td><td>DW2</td><td>DW1</td><td>DW0</td><td></td></tr> <tr> <td></td><td></td><td>TRI</td><td>-</td><td>-</td><td>-</td><td>Inside</td><td>-</td><td>WEQ0</td><td>VEQ0</td><td>UEQ0</td><td></td></tr> </tbody> </table>	Value	Name	Description									Programming Notes	0h	LEGACY		DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0				QUAD	UEQ0	UEQ1	VEQ0	VEQ1	Inside U	Inside V	-	-				TRI	UEQ0	VEQ0	WEQ0	Inside	-	-	-	-				ISOLINE	Line Detail	Line Density	-	-	-	-	-	-		2h	REVERSED		DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0				QUAD	-	-	Inside V	Inside U	VEQ1	VEQ0	UEQ1	UEQ0				TRI	-	-	-	-	Inside	WEQ0	VEQ0	UEQ0				ISOLINE	-	-	-	-	-	-	Line Density	Line Detail		3h	REVERSED_TRI_INSIDE_SEPARATE		DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0				TRI	-	-	-	Inside	-	WEQ0	VEQ0	UEQ0	
Value	Name	Description									Programming Notes																																																																																																																											
0h	LEGACY		DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0																																																																																																																												
		QUAD	UEQ0	UEQ1	VEQ0	VEQ1	Inside U	Inside V	-	-																																																																																																																												
		TRI	UEQ0	VEQ0	WEQ0	Inside	-	-	-	-																																																																																																																												
		ISOLINE	Line Detail	Line Density	-	-	-	-	-	-																																																																																																																												
2h	REVERSED		DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0																																																																																																																												
		QUAD	-	-	Inside V	Inside U	VEQ1	VEQ0	UEQ1	UEQ0																																																																																																																												
		TRI	-	-	-	-	Inside	WEQ0	VEQ0	UEQ0																																																																																																																												
		ISOLINE	-	-	-	-	-	-	Line Density	Line Detail																																																																																																																												
3h	REVERSED_TRI_INSIDE_SEPARATE		DW7	DW6	DW5	DW4	DW3	DW2	DW1	DW0																																																																																																																												
		TRI	-	-	-	Inside	-	WEQ0	VEQ0	UEQ0																																																																																																																												
	21	<p>Reserved</p> <table border="1"> <tr><td>Access:</td><td>RO</td></tr> <tr><td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ																																																																																																																																
Access:	RO																																																																																																																																					
Format:	MBZ																																																																																																																																					

	20	Tessellation Factor Format																
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>FLOAT32</td> <td>The tessellation factors in the patch header are in a FLOAT32 format.</td> </tr> <tr> <td>1h</td> <td>FLOAT16</td> <td>The tessellation factors in the patch header are in a FLOAT16 format. The tessellation factors still occupy the same DWORD as with the FLOAT32 format, but occupy only bits [15:0] of the DWORD.</td> </tr> </tbody> </table>	Value	Name	Description	0h	FLOAT32	The tessellation factors in the patch header are in a FLOAT32 format.	1h	FLOAT16	The tessellation factors in the patch header are in a FLOAT16 format. The tessellation factors still occupy the same DWORD as with the FLOAT32 format, but occupy only bits [15:0] of the DWORD.							
Value	Name	Description																
0h	FLOAT32	The tessellation factors in the patch header are in a FLOAT32 format.																
1h	FLOAT16	The tessellation factors in the patch header are in a FLOAT16 format. The tessellation factors still occupy the same DWORD as with the FLOAT32 format, but occupy only bits [15:0] of the DWORD.																
	19	Tessellation Scale Factor Enable																
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, the tessellation factors will be multiplied by the Tessellation Scale Factor.</p>	Format:	Enable														
Format:	Enable																	
		Programming Notes																
		Note that if ENABLED, the Tessellation Factor Format must be FLOAT16.																
	18:17	Tessellation Distribution Level																
		<table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>When tessellation distribution is enabled, this field specifies the level at which the distribution occurs.</p>	Format:	U2														
Format:	U2																	
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>TEDLEVEL_PATCH</td> <td>Complete patches are distributed.</td> </tr> </tbody> </table>	Value	Name	Description	0h	TEDLEVEL_PATCH	Complete patches are distributed.										
Value	Name	Description																
0h	TEDLEVEL_PATCH	Complete patches are distributed.																
	16	Reserved																
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																	
Format:	MBZ																	
	15:14	Tessellation Distribution Mode																
		<table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field controls how patches are distributed amongst the pipes.</p>	Format:	U2														
Format:	U2																	
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>TEDMODE_OFF</td> <td>Tessellation distribution is disabled.</td> <td>This is the only valid mode when 3DSTATE_VF::GeometryDistributionEnable == DISABLED and/or 3DSTATE_TE::TEEnable == DISABLED).</td> </tr> <tr> <td>1h</td> <td>TEDMODE_RR_STRICT</td> <td>Patches may be distributed to other pipes. The receiving pipes are selected in strict round-robin order.</td> <td></td> </tr> <tr> <td>2h</td> <td>TEDMODE_RR_FREE</td> <td>Patches may be distributed to other pipes. The receiving pipes are selected in a round-robin</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Programming Notes	0h	TEDMODE_OFF	Tessellation distribution is disabled.	This is the only valid mode when 3DSTATE_VF::GeometryDistributionEnable == DISABLED and/or 3DSTATE_TE::TEEnable == DISABLED).	1h	TEDMODE_RR_STRICT	Patches may be distributed to other pipes. The receiving pipes are selected in strict round-robin order.		2h	TEDMODE_RR_FREE	Patches may be distributed to other pipes. The receiving pipes are selected in a round-robin	
Value	Name	Description	Programming Notes															
0h	TEDMODE_OFF	Tessellation distribution is disabled.	This is the only valid mode when 3DSTATE_VF::GeometryDistributionEnable == DISABLED and/or 3DSTATE_TE::TEEnable == DISABLED).															
1h	TEDMODE_RR_STRICT	Patches may be distributed to other pipes. The receiving pipes are selected in strict round-robin order.																
2h	TEDMODE_RR_FREE	Patches may be distributed to other pipes. The receiving pipes are selected in a round-robin																

		basis only considering pipes that have credit availability.																
13:12	Partitioning	Format:	U2															
	This field specifies how edges are partitioned based on tessellation factor.																	
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>INTEGER</td><td>Outside/inside edges are divided into an integer number of equal-sized segments.</td></tr> <tr> <td>1h</td><td>ODD_FRACTIONAL</td><td>Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.</td></tr> <tr> <td>2h</td><td>EVEN_FRACTIONAL</td><td>Outside/inside edges are divided into an even number of possibly-unequal-sized segments.</td></tr> <tr> <td>3h</td><td>POW2</td><td>Outside/inside edges are divided into a power of 2 number of equal-sized segments.</td></tr> </tbody> </table>	Value	Name	Description	0h	INTEGER	Outside/inside edges are divided into an integer number of equal-sized segments.	1h	ODD_FRACTIONAL	Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.	2h	EVEN_FRACTIONAL	Outside/inside edges are divided into an even number of possibly-unequal-sized segments.	3h	POW2	Outside/inside edges are divided into a power of 2 number of equal-sized segments.		
Value	Name	Description																
0h	INTEGER	Outside/inside edges are divided into an integer number of equal-sized segments.																
1h	ODD_FRACTIONAL	Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.																
2h	EVEN_FRACTIONAL	Outside/inside edges are divided into an even number of possibly-unequal-sized segments.																
3h	POW2	Outside/inside edges are divided into a power of 2 number of equal-sized segments.																
11:10	Reserved	Access:	RO															
	Format:		MBZ															
9:8	Output Topology	Format:	U2															
	This field specifies which primitive types are to be output.																	
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>POINT</td><td>Points are output (as POINTLIST topologies)</td></tr> <tr> <td>1h</td><td>LINE</td><td>Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.</td></tr> <tr> <td>2h</td><td>TRI_CW</td><td>Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.</td></tr> <tr> <td>3h</td><td>TRI_CCW</td><td>Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.</td></tr> </tbody> </table>	Value	Name	Description	0h	POINT	Points are output (as POINTLIST topologies)	1h	LINE	Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.	2h	TRI_CW	Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.	3h	TRI_CCW	Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.		
Value	Name	Description																
0h	POINT	Points are output (as POINTLIST topologies)																
1h	LINE	Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.																
2h	TRI_CW	Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.																
3h	TRI_CCW	Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.																
7:6	Reserved	Access:	RO															
	Format:		MBZ															
5:4	TE Domain	Format:	U2															
	This field specifies which type of domain is to be tessellated.																	

		Value	Name	Description
		0h	QUAD	2D (U, V) domain is tessellated
		1h	TRI	Triangular (U, V, W) domain is tessellated
		2h	ISOLINE	2D (U, V) domain is tessellated.
	3	Reserved		
		Access:		RO
		Format:		MBZ
	2:1	TE Mode		
		Format:		U2
		When TE Enable is ENABLED, this field specifies the overall operation of the TE stage. This field is ignored if TE Enable is DISABLED.		
		Value	Name	Description
		0h	HW_TESS	Normal HW Tessellation Mode. The TessFactors are read from the patch URB entry, and are used to perform fixed-function hardware tessellation of the specified domain.
	0	TE Enable		
		Format:		Enable
		If ENABLED, the TE stage will perform tessellation processing on incoming patch primitives. The TE Mode field determines how this tessellation operation proceeds. If DISABLED, the TE goes into pass-through mode. All other state fields are ignored.		
		Programming Notes		
		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.		
1	31:0	Maximum Tessellation Factor Odd		
		Format:		IEEE_FLOAT
		This field specifies the maximum TessFactor for ODD_FRACTIONAL partitioning when in HW_TESS mode.		
		Value	Name	Description
		[3F80000h,427C000h]	[1,63]	Value can be set between [1,63]. Value must be a IEEE_Float representation of an odd integer.
		Programming Notes		
		Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.		
2	31:0	Maximum Tessellation Factor Not Odd		
		Format:		IEEE_FLOAT
		This field specifies the maximum TessFactor for EVEN_FRACTIONAL, INTEGER or POW2 partitioning when in HW_TESS mode.		

		Value [40000000h,42800000h]	Name [2,64]	Description Value can be set between [2,64]. Value must be a IEEE_Float representation of an even integer.			
Programming Notes							
Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.							
If Partitioning is set to POW2, this field must be programmed to a power of 2 number.							
3	31:0	Tessellation Scale Factor	Format:	IEEE_FLOAT			
		If Tessellation Scale Factor Enable is ENABLED, the tessellation factors in the patch header will be multiplied by this value.					
Programming Notes							
This FLOAT32 value will be converted to a FLOAT16 value by hardware prior to scaling.							
This FLOAT32 value must NOT be negative, zero, denormal, infinite, or a NaN.							

3DSTATE_URB_ALLOC_DS_BODY

3DSTATE_URB_ALLOC_DS_BODY										
DWord	Bit	Description								
0	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	28:21	<p>DS URB Starting Address SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of the URB memory in additional slices) of the DS URB allocation, specified in multiples of 8 KB. For each additional, enabled slice, HW will increase the DS URB Starting Address by the value specified, resulting in a DS URB Starting Address within the total URB space.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be programmed to the same value as DS URB Starting Address Slice0.</p>	Format:	U8	Value	Name	[0,127]			
Format:	U8									
Value	Name									
[0,127]										
	20:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:10	<p>DS URB Starting Address Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of Slice0 URB memory) of the DS URB Handle allocation for Slice0, specified in multiples of 8 KB. This address must account for any Push Constant allocations, as those allocations begin at offset 0 in URB memory.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td><td>The DS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.</td></tr> </tbody> </table>	Format:	U8	Value	Name	Programming Notes	[0,127]		The DS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.
Format:	U8									
Value	Name	Programming Notes								
[0,127]		The DS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.								

3DSTATE_URB_ALLOC_DS_BODY								
	9:0	<p>DS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td><td>U10-1</td></tr> </table> <p>Specifies the size, count of 512-bit units, of each URB entry owned by DS.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,511]</td><td></td></tr> </tbody> </table>	Format:	U10-1	Value	Name	[0,511]	
Format:	U10-1							
Value	Name							
[0,511]								
1	31:16	<p>DS Number of URB Entries SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the number of URB entries in slices beyond Slice0 to be allocated to DS.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,3576]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be programmed to the same value as DS Number of URB Entries Slice0.</p> <p>DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</p>	Format:	U16	Value	Name	[0,3576]	
Format:	U16							
Value	Name							
[0,3576]								
	15:0	<p>DS Number of URB Entries Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the number of URB entries in Slice0 URB memory to be allocated to DS.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,3576]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</p> <p>Tessellation must be Enabled prior to (or concurrent with) programming DS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_DS or 3DSTATE_URB_ALLOC_DS state command</p>	Format:	U16	Value	Name	[0,3576]	
Format:	U16							
Value	Name							
[0,3576]								

3DSTATE_URB_ALLOC_GS_BODY

3DSTATE_URB_ALLOC_GS_BODY										
DWord	Bit	Description								
0	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	28:21	<p>GS URB Starting Address SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of the URB memory in slices beyond Slice0) of the GS URB allocation, specified in multiples of 8 KB.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be programmed to the same value as GS URB Starting Address Slice0.</p>	Format:	U8	Value	Name	[0,127]			
Format:	U8									
Value	Name									
[0,127]										
	20:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:10	<p>GS URB Starting Address Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of Slice0 URB memory) of the GS URB allocation, specified in multiples of 8 KB. This address must account for any Push Constant allocations, as those allocations begin at offset 0 in Slice0 URB memory.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td><td>The GS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.</td></tr> </tbody> </table>	Format:	U8	Value	Name	Programming Notes	[0,127]		The GS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.
Format:	U8									
Value	Name	Programming Notes								
[0,127]		The GS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.								

3DSTATE_URB_ALLOC_GS_BODY										
	9:0	<p>GS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td><td>U10-1</td></tr> <tr> <td colspan="2">Specifies the size,count of 512-bit units, of each URB entry owned by GS in units of 64B.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,511]</td><td></td></tr> </table>	Format:	U10-1	Specifies the size,count of 512-bit units, of each URB entry owned by GS in units of 64B.		Value	Name	[0,511]	
Format:	U10-1									
Specifies the size,count of 512-bit units, of each URB entry owned by GS in units of 64B.										
Value	Name									
[0,511]										
1	31:16	<p>GS Number of URB Entries SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">This field specifies the number of URB entries in slices beyond Slice0 to be allocated to GS. SW shall ensure that the GS Number of URB Entries does not exceed the relevant ValidValue range listed below.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,1548]</td><td></td></tr> </table> <p>Programming Notes</p> <p>This field is ignored by single-slice devices.</p> <p>GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</p> <p>This field shall be programmed to the same value as GS Number of URB Entries Slice0.</p>	Format:	U16	This field specifies the number of URB entries in slices beyond Slice0 to be allocated to GS. SW shall ensure that the GS Number of URB Entries does not exceed the relevant ValidValue range listed below.		Value	Name	[0,1548]	
Format:	U16									
This field specifies the number of URB entries in slices beyond Slice0 to be allocated to GS. SW shall ensure that the GS Number of URB Entries does not exceed the relevant ValidValue range listed below.										
Value	Name									
[0,1548]										
	15:0	<p>GS Number of URB Entries Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">This field specifies the number of URB entries in Slice0 URB memory to be allocated to GS. SW shall ensure that the GS Number of Entries does not exceed the relevant ValidValue range listed below.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,1548]</td><td></td></tr> </table> <p>Programming Notes</p> <p>GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</p> <p>GS must be Enabled prior to (or concurrent with) programming GS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_GS or 3DSTATE_URB_ALLOC_GS state command</p>	Format:	U16	This field specifies the number of URB entries in Slice0 URB memory to be allocated to GS. SW shall ensure that the GS Number of Entries does not exceed the relevant ValidValue range listed below.		Value	Name	[0,1548]	
Format:	U16									
This field specifies the number of URB entries in Slice0 URB memory to be allocated to GS. SW shall ensure that the GS Number of Entries does not exceed the relevant ValidValue range listed below.										
Value	Name									
[0,1548]										

3DSTATE_URB_ALLOC_HS_BODY

3DSTATE_URB_ALLOC_HS_BODY										
DWord	Bit	Description								
0	31:29	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	28:21	HS URB Starting Address SliceN <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of the URB memory in slices beyond Slice0) of the HS URB allocation, specified in multiples of 8 KB.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be set to the same value as HS URB Starting Address Slice0.</p>	Format:	U8	Value	Name	[0,127]			
Format:	U8									
Value	Name									
[0,127]										
	20:18	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:10	HS URB Starting Address Slice0 <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of Slice0 URB memory) of the HS URB allocation, specified in multiples of 8 KB. This address must account for any Push Constant allocations, as those allocations begin at offset 0 in Slice0 URB memory.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td><td>The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS ,3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.</td></tr> </tbody> </table>	Format:	U8	Value	Name	Programming Notes	[0,127]		The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS ,3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.
Format:	U8									
Value	Name	Programming Notes								
[0,127]		The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS ,3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.								

3DSTATE_URB_ALLOC_HS_BODY												
	9:0	<p>HS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td><td>U10-1</td></tr> <tr> <td colspan="2">Specifies the size,count of 512-bit units, of each URB entry owned by HS.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,511]</td><td></td></tr> </table>	Format:	U10-1	Specifies the size,count of 512-bit units, of each URB entry owned by HS.		Value	Name	[0,511]			
Format:	U10-1											
Specifies the size,count of 512-bit units, of each URB entry owned by HS.												
Value	Name											
[0,511]												
1	31:16	<p>HS Number of URB Entries SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">This field specifies the number of URB entries in slices beyond Slice0 to be allocated to HS. SW shall ensure that the total HS Number of URB Entries does not exceed the relevant ValidValue range listed below.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,1548]</td><td></td></tr> </table> <p>Programming Notes</p> <table border="1"> <tr> <td>This field shall be set to the same value as HS Number of URB Entries Slice0.</td></tr> <tr> <td>HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</td></tr> </table>	Format:	U16	This field specifies the number of URB entries in slices beyond Slice0 to be allocated to HS. SW shall ensure that the total HS Number of URB Entries does not exceed the relevant ValidValue range listed below.		Value	Name	[0,1548]		This field shall be set to the same value as HS Number of URB Entries Slice0.	HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"
Format:	U16											
This field specifies the number of URB entries in slices beyond Slice0 to be allocated to HS. SW shall ensure that the total HS Number of URB Entries does not exceed the relevant ValidValue range listed below.												
Value	Name											
[0,1548]												
This field shall be set to the same value as HS Number of URB Entries Slice0.												
HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"												
	15:0	<p>HS Number of URB Entries Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">This field specifies the number of URB entries in Slice0 URB memory to be allocated to HS. SW shall ensure that the total HS Number of Entries does not exceed the relevant ValidValue range listed below.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,1548]</td><td></td></tr> </table> <p>Programming Notes</p> <table border="1"> <tr> <td>HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</td></tr> <tr> <td>Tessellation must be Enabled prior to (or concurrent with) programming HS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_HS or 3DSTATE_URB_ALLOC_HS state command</td></tr> </table>	Format:	U16	This field specifies the number of URB entries in Slice0 URB memory to be allocated to HS. SW shall ensure that the total HS Number of Entries does not exceed the relevant ValidValue range listed below.		Value	Name	[0,1548]		HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"	Tessellation must be Enabled prior to (or concurrent with) programming HS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_HS or 3DSTATE_URB_ALLOC_HS state command
Format:	U16											
This field specifies the number of URB entries in Slice0 URB memory to be allocated to HS. SW shall ensure that the total HS Number of Entries does not exceed the relevant ValidValue range listed below.												
Value	Name											
[0,1548]												
HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"												
Tessellation must be Enabled prior to (or concurrent with) programming HS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_HS or 3DSTATE_URB_ALLOC_HS state command												

3DSTATE_URB_ALLOC_MESH_BODY

3DSTATE_URB_ALLOC_MESH_BODY										
DWord	Bit	Description								
0	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	28:21	<p>MESH URB Starting Address SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of the URB memory in slices beyond Slice0) of the MESH URB allocation, specified in multiples of 8 KB.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be programmed to the same value as MESH URB Starting Address Slice0.</p>	Format:	U8	Value	Name	[0,127]			
Format:	U8									
Value	Name									
[0,127]										
	20:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:10	<p>MESH URB Starting Address Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of Slice0 URB memory) of the MESH URB allocation, specified in multiples of 8 KB. This address must account for any Push Constant allocations, as those allocations begin at offset 0 in Slice0 URB memory.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td><td>The MESH URB Starting Address Slice 0 must be greater than the render push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS, and 3DSTATE_PUSH_CONSTANT_ALLOC_PS.</td></tr> </tbody> </table>	Format:	U8	Value	Name	Programming Notes	[0,127]		The MESH URB Starting Address Slice 0 must be greater than the render push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS, and 3DSTATE_PUSH_CONSTANT_ALLOC_PS.
Format:	U8									
Value	Name	Programming Notes								
[0,127]		The MESH URB Starting Address Slice 0 must be greater than the render push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS, and 3DSTATE_PUSH_CONSTANT_ALLOC_PS.								
	9:0	<p>MESH URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td><td>U10-1</td></tr> </table> <p>Specifies the size of each URB entry (in units of 64B) owned by MESH.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,511]</td><td></td></tr> <tr> <td>[0,1023]</td><td></td></tr> </tbody> </table>	Format:	U10-1	Value	Name	[0,511]		[0,1023]	
Format:	U10-1									
Value	Name									
[0,511]										
[0,1023]										

3DSTATE_URB_ALLOC_MESH_BODY

1	31:16	MESH Number of URB Entries SliceN		
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U16</td></tr> </table> <p>This field specifies the number of URB entries in slices beyond Slice0 to be allocated to MESH. SW shall ensure that the MESH Number of URB Entries does not exceed the relevant ValidValue range listed below.</p>	Format:	U16
Format:	U16			
Programming Notes				
This field shall be programmed to the same value as MESH Number of URB Entries Slice0.				
15:0	MESH Number of URB Entries Slice0	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U16</td></tr> </table> <p>This field specifies the number of URB entries in Slice0 URB memory to be allocated to MESH. SW shall ensure that the MESH Number of Entries does not exceed the relevant ValidValue range listed below.</p>	Format:	U16
Format:	U16			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th><th style="width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,1548]</td><td style="padding: 2px;"></td></tr> </tbody> </table>	Value	Name	[0,1548]	
Value	Name			
[0,1548]				
Programming Notes				
MESH Number of URB Entries must be divisible by 8 if the MESH URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"				

3DSTATE_URB_ALLOC_TASK_BODY

3DSTATE_URB_ALLOC_TASK_BODY										
DWord	Bit	Description								
0	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	28:21	<p>TASK URB Starting Address SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of the URB memory in slices beyond Slice0) of the TASK URB allocation, specified in multiples of 8 KB.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be programmed to the same value as TASK URB Starting Address Slice0.</p>	Format:	U8	Value	Name	[0,127]			
Format:	U8									
Value	Name									
[0,127]										
	20:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:10	<p>TASK URB Starting Address Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field specifies the offset (from the start of Slice0 URB memory) of the TASK URB allocation, specified in multiples of 8 KB. This address must account for any Push Constant allocations, as those allocations begin at offset 0 in Slice0 URB memory.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>[0,127]</td><td></td><td>The TASK URB Starting Address Slice 0 must be greater than the render push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS, and 3DSTATE_PUSH_CONSTANT_ALLOC_PS.</td></tr> </tbody> </table>	Format:	U8	Value	Name	Programming Notes	[0,127]		The TASK URB Starting Address Slice 0 must be greater than the render push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS, and 3DSTATE_PUSH_CONSTANT_ALLOC_PS.
Format:	U8									
Value	Name	Programming Notes								
[0,127]		The TASK URB Starting Address Slice 0 must be greater than the render push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS,3DSTATE_PUSH_CONSTANT_ALLOC_HS,3DSTATE_PUSH_CONSTANT_ALLOC_DS,3DSTATE_PUSH_CONSTANT_ALLOC_GS, and 3DSTATE_PUSH_CONSTANT_ALLOC_PS.								
	9:0	<p>TASK URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td><td>U10-1</td></tr> </table> <p>Specifies the size of each URB entry (in units of 64B) owned by TASK.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,511]</td><td></td></tr> <tr> <td>[0,1023]</td><td></td></tr> </tbody> </table>	Format:	U10-1	Value	Name	[0,511]		[0,1023]	
Format:	U10-1									
Value	Name									
[0,511]										
[0,1023]										

3DSTATE_URB_ALLOC_TASK_BODY								
1	31:16	<p>TASK Number of URB Entries SliceN</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the number of URB entries in slices beyond Slice0 to be allocated to TASK. SW shall ensure that the TASK Number of URB Entries does not exceed the relevant ValidValue range listed below.</p> <p>Programming Notes</p> <p>This field shall be programmed to the same value as TASK Number of URB Entries Slice0.</p>	Format:	U16				
Format:	U16							
	15:0	<p>TASK Number of URB Entries Slice0</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the number of URB entries in Slice0 URB memory to be allocated to TASK. SW shall ensure that the TASK Number of Entries does not exceed the relevant ValidValue range listed below.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,1548]</td><td></td></tr> </tbody> </table> <p>Programming Notes</p> <p>TASK Number of URB Entries must be divisible by 8 if the TASK URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</p>	Format:	U16	Value	Name	[0,1548]	
Format:	U16							
Value	Name							
[0,1548]								

3DSTATE_URB_ALLOC_VS_BODY

3DSTATE_URB_ALLOC_VS_BODY									
DWord	Bit	Description							
0	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
28:21	<p>VS URB Starting Address SliceN</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field specifies the offset (from the start of the URB memory in additional slices) of the VS URB allocation, specified in multiples of 8 KB. For each additional, enabled slice, HW will increase the VS URB Starting Address by the value specified, resulting in a Starting Address within the total URB space.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This field shall be set to the same value as VS URB Starting Address Slice0.</p>	Format:	U8	Value	Name	[0,127]			
Format:	U8								
Value	Name								
[0,127]									
20:18	20:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
17:10	<p>VS URB Starting Address Slice0</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field specifies the offset (from the start of Slice0 URB memory) of the VS URB allocation, specified in multiples of 8 KB. This allocation must account for any Push Constant allocations, as those allocations begin at offset 0 in Slice0 URB memory.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> <td>The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.</td> </tr> </tbody> </table>	Format:	U8	Value	Name	Programming Notes	[0,127]		The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.
Format:	U8								
Value	Name	Programming Notes							
[0,127]		The VS URB Starting Address Slice 0 must be greater than the render and posh push constant space allocated using 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_GS, 3DSTATE_PUSH_CONSTANT_ALLOC_PS and VSR_PUSH_CONSTANT_BASE.							

3DSTATE_URB_ALLOC_VS_BODY																					
	9:0	VS URB Entry Allocation Size																			
		<table border="1"> <tr> <td>Format:</td><td>U10-1</td></tr> </table> <p>Specifies the length, count of 512-bit units, of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,511]</td><td></td></tr> </tbody> </table>	Format:	U10-1	Value	Name	[0,511]														
Format:	U10-1																				
Value	Name																				
[0,511]																					
Programming Notes																					
As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size shall be sized to the maximum of the vertex input and output structures.																					
1	31:16	VS Number of URB Entries SliceN																			
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the number of URB entries in slices beyond Slice0 to be allocated to VS. SW shall ensure that the total Number of Entries does not exceed the relevant ValidValue range listed below.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Programming Notes</th><th></th></tr> </thead> <tbody> <tr> <td>[64,1408]</td><td></td><td></td><td></td></tr> <tr> <td>[80,3832]</td><td></td><td></td><td>RenderCS</td></tr> <tr> <td>0</td><td></td><td>Programming this value to 0 is only valid when 3DSTATE_MESH_CONTROL::MeshShaderEnable is set.</td><td></td></tr> </tbody> </table>	Format:	U16	Value	Name	Programming Notes		[64,1408]				[80,3832]			RenderCS	0		Programming this value to 0 is only valid when 3DSTATE_MESH_CONTROL::MeshShaderEnable is set.		
Format:	U16																				
Value	Name	Programming Notes																			
[64,1408]																					
[80,3832]			RenderCS																		
0		Programming this value to 0 is only valid when 3DSTATE_MESH_CONTROL::MeshShaderEnable is set.																			
Programming Notes																					
This field shall be set to the same value as VS Number of URB Entries Slice0.																					
VS URB entries shall be allocated even if VS Function Enable is DISABLED.																					
VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"																					

3DSTATE_URB_ALLOC_VS_BODY																							
	15:0	VS Number of URB Entries Slice0																					
Format:		U16																					
<p>This field specifies the number of URB entries in Slice0 URB memory to be allocated to VS. SW shall ensure that the total Number of Entries does not exceed the relevant ValidValue range listed below.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Programming Notes</th> <th></th> </tr> </thead> <tbody> <tr> <td>[64,3576]</td> <td></td> <td></td> <td>RenderCS</td> </tr> <tr> <td>[64,1408]</td> <td></td> <td></td> <td></td> </tr> <tr> <td>[80,3832]</td> <td></td> <td></td> <td>RenderCS</td> </tr> <tr> <td>0</td> <td></td> <td>Programming this value to 0 is only valid when 3DSTATE_MESH_CONTROL::MeshShaderEnable is set.</td> <td>RenderCS</td> </tr> </tbody> </table>				Value	Name	Programming Notes		[64,3576]			RenderCS	[64,1408]				[80,3832]			RenderCS	0		Programming this value to 0 is only valid when 3DSTATE_MESH_CONTROL::MeshShaderEnable is set.	RenderCS
Value	Name	Programming Notes																					
[64,3576]			RenderCS																				
[64,1408]																							
[80,3832]			RenderCS																				
0		Programming this value to 0 is only valid when 3DSTATE_MESH_CONTROL::MeshShaderEnable is set.	RenderCS																				
<p>Programming Notes</p> <p>VS URB entries shall be allocated even if VS Function Enable is DISABLED.</p> <p>VS URB entries need not be allocated if 3DSTATE_MESH_CONTROL::MeshShaderEnable is ENABLED, otherwise VS URB entries shall be allocated even if VS Function Enable is DISABLED.</p> <p>VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</p>																							

3DSTATE_URB_DS_BODY

3DSTATE_URB_DS_BODY								
DWord	Bit	Description						
0	31:25	<p>DS URB Starting Address</p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Offset from the start of the URB memory where DS starts its allocation, specified in multiples of 8 KB.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,64]</td> <td></td> </tr> </tbody> </table> <p>Programming Notes</p> <p>If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 4. If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.</p>	Format:	U7	Value	Name	[0,64]	
Format:	U7							
Value	Name							
[0,64]								
	24:16	<p>DS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td> <td>U9-1</td> </tr> </table> <p>Specifies the length, count of 512-bit units, of each URB entry owned by DS. This field is always used (even if DS Function Enable is DISABLED).</p>	Format:	U9-1				
Format:	U9-1							
	15:0	<p>DS Number of URB Entries</p> <p>Specifies the number of URB entries that are used by DS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if DS Function Enable is DISABLED).</p> <p>If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 34 URB entries.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,3576]</td> <td></td> </tr> </tbody> </table> <p>Programming Notes</p> <p>DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is programmed to a value less than 9, which is 10 512-bit URB entries. "2:0" = reserved "000"</p> <p>Tessellation must be Enabled prior to (or concurrent with) programming DS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_DS or 3DSTATE_URB_ALLOC_DS state command</p>	Value	Name	[0,3576]			
Value	Name							
[0,3576]								

3DSTATE_URB_GS_BODY

3DSTATE_URB_GS_BODY										
DWord	Bit	Description								
0	31:25	<p>GS URB Starting Address</p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> <tr> <td colspan="2">Offset from the start of the URB memory where GS starts its allocation, specified in multiples of 8 KB.</td> </tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,64]</td><td></td></tr> </table> <p>Programming Notes</p> <p>If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 4. If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.</p>	Format:	U7	Offset from the start of the URB memory where GS starts its allocation, specified in multiples of 8 KB.		Value	Name	[0,64]	
Format:	U7									
Offset from the start of the URB memory where GS starts its allocation, specified in multiples of 8 KB.										
Value	Name									
[0,64]										
	24:16	<p>GS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td> <td>U9-1</td> </tr> <tr> <td colspan="2">Specifies the length/count of 512-bit units, of each URB entry owned by GS. This field is always used (even if GS Function Enable is DISABLED).</td> </tr> </table>	Format:	U9-1	Specifies the length/count of 512-bit units, of each URB entry owned by GS. This field is always used (even if GS Function Enable is DISABLED).					
Format:	U9-1									
Specifies the length/count of 512-bit units, of each URB entry owned by GS. This field is always used (even if GS Function Enable is DISABLED).										
	15:0	<p>GS Number of URB Entries</p> <p>Specifies the number of URB entries that are used by GS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if GS Function Enable is DISABLED).</p> <p>Programming Notes</p> <p>Only if GS is disabled can this field be programmed to 0. If GS is enabled this field shall be programmed to a value greater than 0. For GS Dispatch Mode "Single", this field shall be programmed to a value greater than or equal to 1. For other GS Dispatch Modes, refer to the definition of Dispatch Mode (3DSTATE_GS) for minimum values of this field.</p> <p>GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000"</p> <p>When 3DSTATE_GS:Enable is true, the minimum number of GS Number of URB Entries must be set to 2.</p> <p>GS must be Enabled prior to (or concurrent with) programming GS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_GS or 3DSTATE_URB_ALLOC_GS state command.</p>								

3DSTATE_URB_HS_BODY

3DSTATE_URB_HS_BODY								
DWord	Bit	Description						
0	31:25	<p>HS URB Starting Address</p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Offset from the start of the URB memory where HS starts its allocation, specified in multiples of 8 KB.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,64]</td> <td></td> </tr> </tbody> </table> <p>Programming Notes</p> <p>If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 4. If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.</p>	Format:	U7	Value	Name	[0,64]	
Format:	U7							
Value	Name							
[0,64]								
	24:16	<p>HS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td> <td>U9-1</td> </tr> </table> <p>Specifies the length/count of 512-bit units, of each URB entry owned by HS. This field is always used (even if HS Function Enable is DISABLED).</p>	Format:	U9-1				
Format:	U9-1							
	15:0	<p>HS Number of URB Entries</p> <p>Specifies the number of URB entries that are used by HS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below.</p> <p>This field is always used (even if HS Function Enable is DISABLED).</p> <p>Programming Restriction:HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000"</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,1548]</td> <td></td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Tessellation must be Enabled prior to (or concurrent with) programming HS Number of URB Entries field to a non-zero value via a 3DSTATE_URB_HS or 3DSTATE_URB_ALLOC_HS state command.</p>	Value	Name	[0,1548]			
Value	Name							
[0,1548]								

3DSTATE_URB_VS_BODY

3DSTATE_URB_VS_BODY												
DWord	Bit	Description										
0	31:25	<p>VS URB Starting Address</p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> <tr> <td colspan="2">Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.</td> </tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,64]</td><td></td></tr> </table> <p>Programming Notes</p> <p>If CTXT_SR_CTL::POSH_Enable is set and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 8. If CTXT_SR_CTL::POSH_Enable is clear and Push Constants are required or Device[SliceCount] GT 1, the lower limit is 4. If Push Constants are not required and Device[SliceCount] == 1, the lower limit is 0.</p>	Format:	U7	Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.		Value	Name	[0,64]			
Format:	U7											
Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.												
Value	Name											
[0,64]												
24:16	24:16	<p>VS URB Entry Allocation Size</p> <table border="1"> <tr> <td>Format:</td> <td>U9-1</td> </tr> <tr> <td colspan="2">Specifies the length, count of 512-bit units, of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).</td> </tr> </table> <p>Programming Notes</p> <p>Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.</p>	Format:	U9-1	Specifies the length, count of 512-bit units, of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).							
Format:	U9-1											
Specifies the length, count of 512-bit units, of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).												
15:0	15:0	<p>VS Number of URB Entries</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Specifies the number of URB entries that are used by VS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if VS Function Enable is DISABLED).</td> </tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[64,3832]</td><td>RenderCS</td></tr> <tr> <td>[64,1408]</td><td></td></tr> </table>	Format:	U16	Specifies the number of URB entries that are used by VS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if VS Function Enable is DISABLED).		Value	Name	[64,3832]	RenderCS	[64,1408]	
Format:	U16											
Specifies the number of URB entries that are used by VS, based on only 1 slice enabled. When multiple slices are enabled, HW will multiply the value programmed by the number of slices in order to determine the total number of entries. SW shall ensure that the total number of entries does not exceed the relevant ValidValue range listed below. This field is always used (even if VS Function Enable is DISABLED).												
Value	Name											
[64,3832]	RenderCS											
[64,1408]												

3DSTATE_URB_VS_BODY

Programming Notes

Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"

3DSTATE_VF_BODY

3DSTATE_VF_BODY		
DWord	Bit	Description
0	31:0	<p>Cut Index</p> <p>This field specifies the index value that is considered the "cut index" which vertex indices are compared to if a Cut Index Enable is set. The Cut Index is compared to the fetched (and possibly-sign-extended) vertex index, and if these values are equal, the current primitive topology is terminated. Note that, for index buffers less than 32bpp, it is possible to set the Cut Index to a (large) value that will never match a sign-extended vertex index.</p>

3DSTATE_VF_COMPONENT_PACKING_BODY

3DSTATE_VF_COMPONENT_PACKING_BODY			
DWord	Bit	Description	
0..3	127:0	Vertex Elements Enables Format:	COMPONENT_ENABLES[32]

3DSTATE_VF_INSTANCING_BODY

3DSTATE_VF_INSTANCING_BODY															
DWord	Bit	Description													
0	31:10	Reserved													
		Access:	RO												
9	9	Instance Stride Enable													
		Format:	Enable												
8	8	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disabled</td> <td>The Instance Stride value is neither defined nor used. For this vertex element, VF will access the Vertex Buffer as a simple 1D array using the Vertex Buffer Pitch as a stride.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>For this vertex element, VF will access the Vertex Buffer as a 2D array. The Instance Advancement State field defines the stride between instances. The Vertex Buffer Pitch defines the stride between vertices within a given instance.</td> </tr> </tbody> </table>		Value	Name	Description	0h	Disabled	The Instance Stride value is neither defined nor used. For this vertex element, VF will access the Vertex Buffer as a simple 1D array using the Vertex Buffer Pitch as a stride.	1h	Enable	For this vertex element, VF will access the Vertex Buffer as a 2D array. The Instance Advancement State field defines the stride between instances. The Vertex Buffer Pitch defines the stride between vertices within a given instance.			
Value	Name	Description													
0h	Disabled	The Instance Stride value is neither defined nor used. For this vertex element, VF will access the Vertex Buffer as a simple 1D array using the Vertex Buffer Pitch as a stride.													
1h	Enable	For this vertex element, VF will access the Vertex Buffer as a 2D array. The Instance Advancement State field defines the stride between instances. The Vertex Buffer Pitch defines the stride between vertices within a given instance.													
<p style="text-align: center;">Programming Notes</p> <p>This field must be DISABLED when Instancing Enable is ENABLED.</p>															
8	8	Instancing Enable													
		Format:	Enable												
8	8	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disabled</td> <td>This vertex element is not instanced and therefore vertices within instances can each receive different data for this vertex element. Within each instance, the source vertex data for this vertex element is determined according to the Vertex Access Type of the 3DPRIMITIVE command. There is no Instance Data Step Rate state defined for this vertex element.</td> <td></td> </tr> <tr> <td>1h</td> <td>Enabled</td> <td>This vertex element is instanced and therefore vertices within instances will receive the same data for this vertex element. The source pointer for this particular vertex element will be (a) initialized at the start of 3DPRIMITIVE processing, (b) held constant for all vertices within an instance, and (c) advanced between instances as a function of Instance Data Step Rate.</td> <td>The Instance Advancement State field provides the Instance Data Step Rate.</td> </tr> </tbody> </table>		Value	Name	Description	Programming Notes	0h	Disabled	This vertex element is not instanced and therefore vertices within instances can each receive different data for this vertex element. Within each instance, the source vertex data for this vertex element is determined according to the Vertex Access Type of the 3DPRIMITIVE command. There is no Instance Data Step Rate state defined for this vertex element.		1h	Enabled	This vertex element is instanced and therefore vertices within instances will receive the same data for this vertex element. The source pointer for this particular vertex element will be (a) initialized at the start of 3DPRIMITIVE processing, (b) held constant for all vertices within an instance, and (c) advanced between instances as a function of Instance Data Step Rate.	The Instance Advancement State field provides the Instance Data Step Rate.
Value	Name	Description	Programming Notes												
0h	Disabled	This vertex element is not instanced and therefore vertices within instances can each receive different data for this vertex element. Within each instance, the source vertex data for this vertex element is determined according to the Vertex Access Type of the 3DPRIMITIVE command. There is no Instance Data Step Rate state defined for this vertex element.													
1h	Enabled	This vertex element is instanced and therefore vertices within instances will receive the same data for this vertex element. The source pointer for this particular vertex element will be (a) initialized at the start of 3DPRIMITIVE processing, (b) held constant for all vertices within an instance, and (c) advanced between instances as a function of Instance Data Step Rate.	The Instance Advancement State field provides the Instance Data Step Rate.												

3DSTATE_VF_INSTANCING_BODY			
		Programming Notes	
This field must be DISABLED when Instance Stride Enable is ENABLED.			
7:6	Reserved	Access:	RO
		Format:	MBZ
5:0	Vertex Element Index	Format:	U6
This field identifies which vertex element state is to be modified by this command.			
		Value	Name
	[0,33]		
1	Instance Advancement State	<p>If Instancing Enable is ENABLED, this field determines the rate at which data for this particular vertex element is changed between instances. Only after the number of instances specified by this field is generated is new (sequential) vertex element data provided. This process continues for each group of instances defined in the 3DPRIMITIVE command. For example, a value of 1 in this field causes new data to be supplied for this vertex element with each sequential (instance) group of vertices. A value of 2 causes every other instance group of vertices to be provided with new vertex element data. The special value of 0 causes all vertices of all instances generated by the 3DPRIMITIVE command to be provided with the same data for this vertex element. (The same effect can be achieved by setting this field to its maximum value.)</p> <p>If Instance Stride Enable is ENABLED, this field determines the stride in BYTES from one instance to the next. An InstanceStride of 0 means there is only one set of instance data (a degenerate 2D array with an instance dimension of 1). For this vertex element, VF will access the vertex buffer data sequentially for each vertex within first instance, and then return to the start of the vertex buffer for the vertices in the next instance, and so on.</p>	
		Programming Notes	
		The interpretation/use of this field depends on whether the Instancing Enable or Instance Stride Enable state bit is ENABLED. Software shall not concurrently ENABLE both of those state bits. If both state bits are DISABLED, this field is ignored.	

3DSTATE_VF_SGVS_2_BODY

3DSTATE_VF_SGVS_2_BODY																	
DWord	Bit	Description															
0	31	<p>XP1 Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disabled</td> <td>XP1 is not inserted</td> </tr> <tr> <td>1h</td> <td>Enabled</td> <td>XP1 (as defined by XP1 Source Select) is inserted.</td> </tr> </tbody> </table>	Format:	Boolean	Value	Name	Description	0h	Disabled	XP1 is not inserted	1h	Enabled	XP1 (as defined by XP1 Source Select) is inserted.				
Format:	Boolean																
Value	Name	Description															
0h	Disabled	XP1 is not inserted															
1h	Enabled	XP1 (as defined by XP1 Source Select) is inserted.															
	30:29	<p>XP1 Component Number</p> <p>If XP1 Enable is ENABLED, this field specifies the 32-bit component location (within the 4-component VUE) where it is inserted.</p> <p>If XP1 Enable is DISABLED, this field is ignored.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>COMP_0</td> <td>If enabled, XP1 is inserted in component 0 (.x)</td> </tr> <tr> <td>1</td> <td>COMP_1</td> <td>If enabled, XP1 is inserted in component 1 (.y)</td> </tr> <tr> <td>2</td> <td>COMP_2</td> <td>If enabled, XP1 is inserted in component 2 (.z)</td> </tr> <tr> <td>3</td> <td>COMP_3</td> <td>If enabled, XP1 is inserted in component 3 (.w)</td> </tr> </tbody> </table>	Value	Name	Description	0	COMP_0	If enabled, XP1 is inserted in component 0 (.x)	1	COMP_1	If enabled, XP1 is inserted in component 1 (.y)	2	COMP_2	If enabled, XP1 is inserted in component 2 (.z)	3	COMP_3	If enabled, XP1 is inserted in component 3 (.w)
Value	Name	Description															
0	COMP_0	If enabled, XP1 is inserted in component 0 (.x)															
1	COMP_1	If enabled, XP1 is inserted in component 1 (.y)															
2	COMP_2	If enabled, XP1 is inserted in component 2 (.z)															
3	COMP_3	If enabled, XP1 is inserted in component 3 (.w)															
	28	<p>XP1 Source Select</p> <p>If XP1 Enable is ENABLED, this field selects between the available sources for the XP1 SGV to be inserted.</p> <p>If XP1 Enable is DISABLED, this field is ignored.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Start Instance Location</td> <td>The XP1 value is sourced from the Start Instance Location Parameter.</td> <td>Start Instance Location is the only valid value if 3DSTATE_VF::InstanceIDOffsetEnable is set.</td> </tr> <tr> <td>0h</td> <td>XP1_PARAMETER</td> <td>The XP1 value is sourced from the XP1 parameter as defined by 3DPRIMITIVE.</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Programming Notes	1h	Start Instance Location	The XP1 value is sourced from the Start Instance Location Parameter.	Start Instance Location is the only valid value if 3DSTATE_VF::InstanceIDOffsetEnable is set.	0h	XP1_PARAMETER	The XP1 value is sourced from the XP1 parameter as defined by 3DPRIMITIVE.				
Value	Name	Description	Programming Notes														
1h	Start Instance Location	The XP1 value is sourced from the Start Instance Location Parameter.	Start Instance Location is the only valid value if 3DSTATE_VF::InstanceIDOffsetEnable is set.														
0h	XP1_PARAMETER	The XP1 value is sourced from the XP1 parameter as defined by 3DPRIMITIVE.															
	27:22	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																

3DSTATE_VF_SGVS_2_BODY

	21:16	XP1 Element Offset															
		<table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>If XP1 Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The XP1 Component Number specifies where in the specified element it is to be inserted.</p>	Format:	U6													
Format:	U6																
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td>[0,33]</td><td></td></tr> </tbody> </table>			Value	Name	[0,33]											
Value	Name																
[0,33]																	
	15	XP0 Enable															
		<table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> </table>	Format:	Boolean													
Format:	Boolean																
	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disabled</td><td>XP0 is not inserted</td></tr> <tr> <td>1h</td><td>Enabled</td><td>XP0 (as defined by XP0 Source Select) is inserted</td></tr> </tbody> </table>			Value	Name	Description	0h	Disabled	XP0 is not inserted	1h	Enabled	XP0 (as defined by XP0 Source Select) is inserted					
Value	Name	Description															
0h	Disabled	XP0 is not inserted															
1h	Enabled	XP0 (as defined by XP0 Source Select) is inserted															
	14:13	XP0 Component Number															
		<p>If XP0 Enable is ENABLED, this field specifies the 32-bit component location (within the 4-component VUE) where it is inserted. If XP0 Enable is DISABLED, this field is ignored.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>COMP_0</td><td>If enabled, XP0 is inserted in component 0 (.x)</td></tr> <tr> <td>1</td><td>COMP_1</td><td>If enabled, XP0 is inserted in component 1 (.y)</td></tr> <tr> <td>2</td><td>COMP_2</td><td>If enabled, XP0 is inserted in component 2 (.z)</td></tr> <tr> <td>3</td><td>COMP_3</td><td>If enabled, XP0 is inserted in component 3 (.w)</td></tr> </tbody> </table>	Value	Name	Description	0	COMP_0	If enabled, XP0 is inserted in component 0 (.x)	1	COMP_1	If enabled, XP0 is inserted in component 1 (.y)	2	COMP_2	If enabled, XP0 is inserted in component 2 (.z)	3	COMP_3	If enabled, XP0 is inserted in component 3 (.w)
Value	Name	Description															
0	COMP_0	If enabled, XP0 is inserted in component 0 (.x)															
1	COMP_1	If enabled, XP0 is inserted in component 1 (.y)															
2	COMP_2	If enabled, XP0 is inserted in component 2 (.z)															
3	COMP_3	If enabled, XP0 is inserted in component 3 (.w)															
	12	XP0 Source Select															
		<p>If XP0 Enable is ENABLED, this field selects between the available sources for the XP0 SGV to be inserted.</p> <p>If XP0 Enable is DISABLED, this field is ignored.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td>VERTEX_LOCATION</td><td>The XP0 value is sourced from one of the two Vertex Location parameters passed in 3DPRIMITIVE. If Vertex Access Mode is SEQUENTIAL, the Start Vertex Location value is used. If Vertex Access Mode is RANDOM, the Base Vertex Location value is used.</td></tr> <tr> <td>0h</td><td>XP0_PARAMETER</td><td>The XP0 value is sourced from the XP0 parameter as defined by 3DPRIMITIVE.</td></tr> </tbody> </table>	Value	Name	Description	1h	VERTEX_LOCATION	The XP0 value is sourced from one of the two Vertex Location parameters passed in 3DPRIMITIVE. If Vertex Access Mode is SEQUENTIAL, the Start Vertex Location value is used. If Vertex Access Mode is RANDOM, the Base Vertex Location value is used.	0h	XP0_PARAMETER	The XP0 value is sourced from the XP0 parameter as defined by 3DPRIMITIVE.						
Value	Name	Description															
1h	VERTEX_LOCATION	The XP0 value is sourced from one of the two Vertex Location parameters passed in 3DPRIMITIVE. If Vertex Access Mode is SEQUENTIAL, the Start Vertex Location value is used. If Vertex Access Mode is RANDOM, the Base Vertex Location value is used.															
0h	XP0_PARAMETER	The XP0 value is sourced from the XP0 parameter as defined by 3DPRIMITIVE.															
	11:6	Reserved															
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	5:0	XP0 Element Offset															
		<table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>If XP0 Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The XP0 Component Number specifies where in the specified element it is to be inserted. If XP0 Enable is DISABLED, this field is ignored.</p>	Format:	U6													
Format:	U6																

3DSTATE_VF_SGVS_2_BODY

		Value	Name																
		[0,33]																	
1	31:16	Reserved																	
		Access:	RO																
		Format:	MBZ																
	15	XP2 Enable																	
		Format:	Boolean																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2;">Value</th><th style="background-color: #d9e1f2;">Name</th><th style="background-color: #d9e1f2;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disabled</td><td>XP2 is not inserted</td></tr> <tr> <td>1h</td><td>Enabled</td><td>XP2 is inserted, sourced from the XP2 parameter as defined by 3DPRIMITIVE.</td></tr> </tbody> </table>			Value	Name	Description	0h	Disabled	XP2 is not inserted	1h	Enabled	XP2 is inserted, sourced from the XP2 parameter as defined by 3DPRIMITIVE.						
Value	Name	Description																	
0h	Disabled	XP2 is not inserted																	
1h	Enabled	XP2 is inserted, sourced from the XP2 parameter as defined by 3DPRIMITIVE.																	
	14:13	XP2 Component Number If XP2 Enable is ENABLED, this field specifies the 32-bit component location (within the 4-component VUE) where it is to be inserted. If XP2 Enable is DISABLED, this field is ignored.																	
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2;">Value</th><th style="background-color: #d9e1f2;">Name</th><th style="background-color: #d9e1f2;">Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>COMP_0</td><td>If enabled, XP2 is inserted in component 0 (.x)</td></tr> <tr> <td>1</td><td>COMP_1</td><td>If enabled, XP2 is inserted in component 1 (.y)</td></tr> <tr> <td>2</td><td>COMP_2</td><td>If enabled, XP2 is inserted in component 2 (.z)</td></tr> <tr> <td>3</td><td>COMP_3</td><td>If enabled, XP2 is inserted in component 3 (.w)</td></tr> </tbody> </table>			Value	Name	Description	0	COMP_0	If enabled, XP2 is inserted in component 0 (.x)	1	COMP_1	If enabled, XP2 is inserted in component 1 (.y)	2	COMP_2	If enabled, XP2 is inserted in component 2 (.z)	3	COMP_3	If enabled, XP2 is inserted in component 3 (.w)
Value	Name	Description																	
0	COMP_0	If enabled, XP2 is inserted in component 0 (.x)																	
1	COMP_1	If enabled, XP2 is inserted in component 1 (.y)																	
2	COMP_2	If enabled, XP2 is inserted in component 2 (.z)																	
3	COMP_3	If enabled, XP2 is inserted in component 3 (.w)																	
	12:6	Reserved																	
		Access:	RO																
		Format:	MBZ																
	5:0	XP2 Element Offset If XP2 Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The XP2 Component Number specifies where in the specified element it is to be inserted. If XP2 Enable is DISABLED, this field is ignored.																	
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2;">Value</th><th style="background-color: #d9e1f2;">Name</th></tr> </thead> <tbody> <tr> <td>[0,33]</td><td></td></tr> </tbody> </table>			Value	Name	[0,33]												
Value	Name																		
[0,33]																			

3DSTATE_VF_SGVS_BODY

3DSTATE_VF_SGVS_BODY																	
DWord	Bit	Description															
0	31	InstanceId Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disabled</td> <td>InstanceId is not inserted</td> </tr> <tr> <td>1h</td> <td>Enabled</td> <td>InstanceId is inserted</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disabled	InstanceId is not inserted	1h	Enabled	InstanceId is inserted				
Format:	Enable																
Value	Name	Description															
0h	Disabled	InstanceId is not inserted															
1h	Enabled	InstanceId is inserted															
	30:29	InstanceId Component Number If InstanceID Enable is ENABLED, this field specifies the 32-bit component location (within the 4-component VUE) where it is inserted. If InstanceID Enable is DISABLED, this field is ignored. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>COMP_0</td> <td>If enabled, InstanceID is inserted in component 0 (.x)</td> </tr> <tr> <td>1</td> <td>COMP_1</td> <td>If enabled, InstanceID is inserted in component 1 (.y)</td> </tr> <tr> <td>2</td> <td>COMP_2</td> <td>If enabled, InstanceID is inserted in component 2 (.z)</td> </tr> <tr> <td>3</td> <td>COMP_3</td> <td>If enabled, InstanceID is inserted in component 3 (.w)</td> </tr> </tbody> </table>	Value	Name	Description	0	COMP_0	If enabled, InstanceID is inserted in component 0 (.x)	1	COMP_1	If enabled, InstanceID is inserted in component 1 (.y)	2	COMP_2	If enabled, InstanceID is inserted in component 2 (.z)	3	COMP_3	If enabled, InstanceID is inserted in component 3 (.w)
Value	Name	Description															
0	COMP_0	If enabled, InstanceID is inserted in component 0 (.x)															
1	COMP_1	If enabled, InstanceID is inserted in component 1 (.y)															
2	COMP_2	If enabled, InstanceID is inserted in component 2 (.z)															
3	COMP_3	If enabled, InstanceID is inserted in component 3 (.w)															
	28:22	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	21:16	InstanceId Element Offset <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> If InstanceID Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The InstanceID Component Number specifies where in the specified element it is inserted. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,33]</td> <td></td> </tr> </tbody> </table>	Format:	U6	Value	Name	[0,33]										
Format:	U6																
Value	Name																
[0,33]																	
	15	VertexID Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disabled</td> <td>VertexID is not inserted</td> </tr> <tr> <td>1h</td> <td>Enabled</td> <td>VertexID is inserted</td> </tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disabled	VertexID is not inserted	1h	Enabled	VertexID is inserted				
Format:	Enable																
Value	Name	Description															
0h	Disabled	VertexID is not inserted															
1h	Enabled	VertexID is inserted															

3DSTATE_VF_SGVS_BODY

	14:13	VertexID Component Number If VertexID Enable is ENABLED, this field specifies the 32-bit component location (within the 4-component VUE) where it is inserted. If VertexID Enable is DISABLED, this field is ignored.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>COMP_0</td> <td>If enabled, VertexID is inserted in component 0 (.x)</td> </tr> <tr> <td>1</td> <td>COMP_1</td> <td>If enabled, VertexID is inserted in component 1 (.y)</td> </tr> <tr> <td>2</td> <td>COMP_2</td> <td>If enabled, VertexID is inserted in component 2 (.z)</td> </tr> <tr> <td>3</td> <td>COMP_3</td> <td>If enabled, VertexID is inserted in component 3 (.w)</td> </tr> </tbody> </table>	Value	Name	Description	0	COMP_0	If enabled, VertexID is inserted in component 0 (.x)	1	COMP_1	If enabled, VertexID is inserted in component 1 (.y)	2	COMP_2	If enabled, VertexID is inserted in component 2 (.z)	3	COMP_3	If enabled, VertexID is inserted in component 3 (.w)
Value	Name	Description															
0	COMP_0	If enabled, VertexID is inserted in component 0 (.x)															
1	COMP_1	If enabled, VertexID is inserted in component 1 (.y)															
2	COMP_2	If enabled, VertexID is inserted in component 2 (.z)															
3	COMP_3	If enabled, VertexID is inserted in component 3 (.w)															
	12:6	Reserved															
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	5:0	VertexID Element Offset <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> <tr> <td colspan="2">If VertexID Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The VertexID Component Number specifies where in the specified element it is inserted. This is also the vertex element index. If VertexID Enable is DISABLED, this field is ignored.</td> </tr> <tr> <th>Value</th> <th>Name</th> </tr> <tr> <td>[0,33]</td> <td></td> </tr> </table>	Format:	U6	If VertexID Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The VertexID Component Number specifies where in the specified element it is inserted. This is also the vertex element index. If VertexID Enable is DISABLED, this field is ignored.		Value	Name	[0,33]								
Format:	U6																
If VertexID Enable is ENABLED, this field specifies the VUE element offset of the 128-bit element where it is to be inserted. The VertexID Component Number specifies where in the specified element it is inserted. This is also the vertex element index. If VertexID Enable is DISABLED, this field is ignored.																	
Value	Name																
[0,33]																	

3DSTATE_VF_TOPOLOGY_BODY

3DSTATE_VF_TOPOLOGY_BODY						
Source: RenderCS Size (in bits): 32 Default Value: 0x00000000						
DWord	Bit	Description				
0	31:6	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
5:0	Primitive Topology Type <table border="1"> <tr> <td>Format:</td> <td>3D_Prim_Topo_Type</td> </tr> </table> <p>This field specifies the VF stage's Topology state.</p>	Format:	3D_Prim_Topo_Type			
Format:	3D_Prim_Topo_Type					

3DSTATE_VFG_BODY

3DSTATE_VFG_BODY																
DWord	Bit	Description														
0	31:5	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
	4	<p>Distribution Mode</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>RR_FREE</td> <td>Batches shall be distributed to pipes on a round-robin basis only considering pipes that have credit availability.</td> </tr> <tr> <td>0</td> <td>RR_STRICT [Default]</td> <td>Batches shall be distributed to pipes on a strict round-robin basis.</td> </tr> </tbody> </table>	Value	Name	Description	1	RR_FREE	Batches shall be distributed to pipes on a round-robin basis only considering pipes that have credit availability.	0	RR_STRICT [Default]	Batches shall be distributed to pipes on a strict round-robin basis.					
Value	Name	Description														
1	RR_FREE	Batches shall be distributed to pipes on a round-robin basis only considering pipes that have credit availability.														
0	RR_STRICT [Default]	Batches shall be distributed to pipes on a strict round-robin basis.														
	3	<p>List Cut Index Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field is used to enable CutIndex processing for list topologies. When disabled, VFG will not test for CutIndices and attempt batch-level distribution of list topologies even if 3DSTATE_INDEX_BUFFER::NoCuts is clear.</p>	Format:	Enable												
Format:	Enable															
	2	<p>Granularity Threshold Disable</p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>If set, the HW Granularity Threshold logic will be disabled. Multiple instances will never be combined into a single batch, nor will batches exceed the programmed batch sizes. If clear, the HW Granularity Threshold logic will be enabled. The HW may attempt to combine multiple instances into a single batch. Also, HW may utilize a larger-than-programmed batch size for cases where the vertex count is not much larger than a batch. By taking these actions, geometry distribution overhead may be reduced for small draw commands.</p>	Format:	Disable												
Format:	Disable															
	1:0	<p>Distribution Granularity</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field controls how finely the VFG divides and distributes the work contained in a draw command.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Batch Level Granularity [Default]</td> <td>VFG will divide draw commands into batches of vertices.</td> </tr> <tr> <td>1</td> <td>Instance Level Granularity</td> <td>VFG will divide draw commands into complete instances.</td> </tr> <tr> <td>2</td> <td>Draw Level Granularity</td> <td>VFG will distribute complete draw commands.</td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0	Batch Level Granularity [Default]	VFG will divide draw commands into batches of vertices.	1	Instance Level Granularity	VFG will divide draw commands into complete instances.	2	Draw Level Granularity	VFG will distribute complete draw commands.
Format:	U2															
Value	Name	Description														
0	Batch Level Granularity [Default]	VFG will divide draw commands into batches of vertices.														
1	Instance Level Granularity	VFG will divide draw commands into complete instances.														
2	Draw Level Granularity	VFG will distribute complete draw commands.														

3DSTATE_VFG_BODY

1	31:27 Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
26:24	List N Batch Size Scale <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U3</td></tr> </table> <p>This field specifies the batch size used for the following topology types: LINELIST_ADJ, QUADLIST, TRILIST_ADJ.</p> <p>LINELIST_ADJ, QUADLIST: The batch size is determined by left shifting the value 128 by the number of bits specified by this field. The value of 0 will result in a batch size of 128 vertices (32 objects).</p> <p>TRILIST_ADJ: The batch size is determined by left shifting the value 192 by the number of bits specified by this field. The value of 0 will result in a batch size of 192 vertices (32 objects).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th><th style="width: 15%;">Name</th><th style="width: 70%;">Description</th></tr> </thead> <tbody> <tr> <td>[0-4]</td><td></td><td>The maximum batch size must be 3K vertices</td></tr> </tbody> </table>	Format:	U3	Value	Name	Description	[0-4]		The maximum batch size must be 3K vertices
Format:	U3								
Value	Name	Description							
[0-4]		The maximum batch size must be 3K vertices							
23:19	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
18:16	List 3 Batch Size Scale <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U3</td></tr> </table> <p>This field specifies the batch size used for the following topology types: TRILIST, RECLIST.</p> <p>TRILIST, RECLIST: The batch size is determined by left shifting the value 96 by the number of bits specified by this field. The value of 0 will result in a batch size of 96 vertices (32 objects).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th><th style="width: 15%;">Name</th><th style="width: 70%;">Description</th></tr> </thead> <tbody> <tr> <td>[0-5]</td><td></td><td>The maximum batch size must be 3K vertices</td></tr> </tbody> </table>	Format:	U3	Value	Name	Description	[0-5]		The maximum batch size must be 3K vertices
Format:	U3								
Value	Name	Description							
[0-5]		The maximum batch size must be 3K vertices							
15:11	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
10:8	List 2 Batch Size Scale <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U3</td></tr> </table> <p>This field specifies the batch size used for the following topology types: LINELIST.</p> <p>LINELIST: The batch size is determined by left shifting the value 64 by the number of bits specified by this field. The value of 0 will result in a batch size of 64 vertices (32 objects).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th><th style="width: 15%;">Name</th><th style="width: 70%;">Description</th></tr> </thead> <tbody> <tr> <td>[0-5]</td><td></td><td>The maximum batch size must be 2K vertices</td></tr> </tbody> </table>	Format:	U3	Value	Name	Description	[0-5]		The maximum batch size must be 2K vertices
Format:	U3								
Value	Name	Description							
[0-5]		The maximum batch size must be 2K vertices							
7:3	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								

3DSTATE_VFG_BODY

	2:0	List 1 Batch Size Scale						
		<table border="1"> <tr> <td>Format:</td><td>U3</td></tr> </table>	Format:	U3				
Format:	U3							
This field specifies the batch size used for the following topology types: POINTLIST. POINTLIST: The batch size is determined by left shifting the value 32 by the number of bits specified by this field. The value of 0 will result in a batch size of 32 vertices (32 objects).								
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0-6]</td><td></td><td>The maximum batch size must be 2K vertices</td></tr> </tbody> </table>			Value	Name	Description	[0-6]		The maximum batch size must be 2K vertices
Value	Name	Description						
[0-6]		The maximum batch size must be 2K vertices						
2	31:21	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	20:16	Patch Batch Size Multiplier						
		<table border="1"> <tr> <td>Format:</td><td>U5-1</td></tr> </table>	Format:	U5-1				
Format:	U5-1							
This field specifies the batch size multiplier (-1) used for the following topology types: PATCHLIST_n. The batch size is determined by left shifting the product ($n * (\text{PatchBatchSizeMultiplier} + 1)$) by the number of bits specified by Patch Batch Size Scale.								
	15:11	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	10:8	Patch Batch Size Scale						
		<table border="1"> <tr> <td>Format:</td><td>U3</td></tr> </table>	Format:	U3				
Format:	U3							
This field specifies the batch size used for the following topology types: PATCHLIST_n. The batch size is determined by left shifting the value ($n * (\text{PatchBatchSizeMultiplier} + 1)$) by the number of bits specified by this field.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0-6]</td><td></td><td>The maximum batch size must be less than 4K vertices</td></tr> </tbody> </table>	Value	Name	Description	[0-6]		The maximum batch size must be less than 4K vertices
Value	Name	Description						
[0-6]		The maximum batch size must be less than 4K vertices						
	7:3	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	2:0	Strip Batch Size Scale						
		<table border="1"> <tr> <td>Format:</td><td>U3</td></tr> </table>	Format:	U3				
Format:	U3							
This field specifies the batch size used for all *STRIP* topologies. The batch size is determined by left shifting the value 32 by the number of bits specified by this field. The value of 0 will result in a batch size of 32 vertices.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0-6]</td><td></td><td>The maximum batch size must be 2K vertices</td></tr> </tbody> </table>	Value	Name	Description	[0-6]		The maximum batch size must be 2K vertices
Value	Name	Description						
[0-6]		The maximum batch size must be 2K vertices						

3DSTATE_VIEWPORT_STATE_POINTERS_CC_BODY

<u>3DSTATE_VIEWPORT_STATE_POINTERS_CC_BODY</u>					
DWord	Bit	Description			
0	31:5	<p>CC Viewport Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:5]CC_VIEWPORT*16</td> </tr> </table> <p>Specifies the 32-byte aligned address offset of the CC_VIEWPORT state. This offset is relative to the Dynamic State Base Address.</p>	Format:	DynamicStateOffset[31:5]CC_VIEWPORT*16	
Format:	DynamicStateOffset[31:5]CC_VIEWPORT*16				
4:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP_BODY

3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP_BODY						
DWord	Bit	Description				
0	31:6	<p>SF Clip Viewport Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:6]SF_CLIP_VIEWPORT*16</td> </tr> <tr> <td>Specifies the 64-byte aligned address offset of the SF_CLIP_VIEWPORT state. This offset is relative to the Dynamic State Base Address.</td> <td></td> </tr> </table>	Format:	DynamicStateOffset[31:6]SF_CLIP_VIEWPORT*16	Specifies the 64-byte aligned address offset of the SF_CLIP_VIEWPORT state. This offset is relative to the Dynamic State Base Address.	
Format:	DynamicStateOffset[31:6]SF_CLIP_VIEWPORT*16					
Specifies the 64-byte aligned address offset of the SF_CLIP_VIEWPORT state. This offset is relative to the Dynamic State Base Address.						
5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

3DSTATE_VS_BODY

3DSTATE_VS_BODY												
DWord	Bit	Description										
0..1	63:6	<p>Kernel Start Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[63:6]</td> </tr> </table> <p>This field specifies the starting location of the kernel program run by threads spawned by the VS pipeline stage. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if VS Function Enable is DISABLED.</p>	Format:	InstructionBaseOffset[63:6]								
Format:	InstructionBaseOffset[63:6]											
5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
2	31	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											
30	<p>Vector Mask Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Upon subsequent VS thread dispatches, this bit is loaded into the EUs Vector Mask Enable (VME, cr0.0[3]) thread state. Refer to EU documentation for the definition and use of VME state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Dmask</td> <td>The EU will use the Dispatch Mask (supplied by the VS stage) for instruction execution.</td> </tr> <tr> <td>1h</td> <td>Vmask</td> <td>The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Under normal conditions SW shall specify DMask, as the VS stage will provide a Dispatch Mask appropriate to SIMD4x2 or SIMD8 thread execution (as a function of SIMD8 Dispatch Enable). E.g., for SIMD4x2 thread execution, the VS stage will generate a Dispatch Mask that is equal to what the EU would use as the Vector Mask. For SIMD8 execution there is no known usage model for use of Vector Mask (as there is for PS shaders).</p>	Format:	Enable	Value	Name	Description	0h	Dmask	The EU will use the Dispatch Mask (supplied by the VS stage) for instruction execution.	1h	Vmask	The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.
Format:	Enable											
Value	Name	Description										
0h	Dmask	The EU will use the Dispatch Mask (supplied by the VS stage) for instruction execution.										
1h	Vmask	The EU will use the Vector Mask (derived from the Dispatch Mask) for instruction execution.										
29:27	Sampler Count	<table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>This field specifies (in multiples of 4) the number of sets of sampler state that will be prefetched for use by the VS kernel. While the prefetching of sampler state is optional and does not impact functionality, it may improve performance.</p> <p>This field is ignored if the Function Enable state is set to DISABLED.</p>	Format:	U3								
Format:	U3											

3DSTATE_VS_BODY

		Value	Name	Description
		0h	No Samplers	no samplers used
		1h	1-4 Samplers	between 1 and 4 samplers used
		2h	5-8 Samplers	between 5 and 8 samplers used
		3h	9-12 Samplers	between 9 and 12 samplers used
		4h	13-16 Samplers	between 13 and 16 samplers used
26	Reserved			
	Access:			RO
	Format:			MBZ
25:18	Binding Table Entry Count			
	Format:			U8
		Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if VS Function Enable is DISABLED.		
		When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.		
		Value	Name	
		[0,255]		
		Programming Notes		
		When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.		
17	Thread Dispatch Priority			
	Format:			U1
		Specifies the priority of the thread for dispatch: This field is ignored if VS Function Enable is DISABLED.		
		Value	Name	Description
		0h	Normal	Normal Priority
		1h	High	High Priority
16	Floating Point Mode			
	Format:			U1
		Specifies the initial floating point mode used by the dispatched thread. This field is ignored if VS Function Enable is DISABLED.		

3DSTATE_VS_BODY

		Value	Name	Description
		0h	IEEE-754	Use IEEE-754 Rules
		1h	Alternate	Use Alternate Rules
15	Reserved			
	Access:		RO	
	Format:		MBZ	
14	Reserved			
	Access:		RO	
	Format:		MBZ	
13	Illegal Opcode Exception Enable			
	Format:		Enable	
	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.			
12	Accesses UAV			
	Format:		Enable	
	This field must be set when VS has a UAV access.			
	Programming Notes			
	This field must not be set when VS Function Enable is disabled.			
	This bit shall not be set when the command is executed in the PCS pipeline.			
11	Reserved			
	Access:		RO	
	Format:		MBZ	
10:8	Reserved			
	Format:		MBZ	
7	Software Exception Enable			
	Format:		Enable	
	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.			
6:0	Reserved			
	Access:		RO	
	Format:		MBZ	
3..4	63:32	Reserved		
	Access:		RO	
	Format:		MBZ	

3DSTATE_VS_BODY

	31:10	Scratch Space Buffer						
		<table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[27:6]</td> </tr> </table> <p>Specifies the surface state index to the Scratch Buffer for use by the kernel. This surface state index is relative to the Surface State Base Address.</p>	Format:	SurfaceStateOffset[27:6]				
Format:	SurfaceStateOffset[27:6]							
		Programming Notes						
		The driver must allocate the Scratch Buffer surface to ensure that all threads have their own per-thread scratch space.						
		(Pitch = Per Thread Scratch Space, Number of entries in the buffer = Maximum Number Of Threads.)						
	9:4	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	3:0	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
5	31:25	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	24:20	Dispatch GRF Start Register For URB Data						
		<table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table>	Format:	U5				
Format:	U5							
		Specifies the starting GRF number for the URB portion (URB constants and vertices) of the thread payload.						
		This field is ignored if VS Function Enable is DISABLED.						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,31]</td> <td></td> <td>indicating GRF [R0, R31]</td> </tr> </tbody> </table>	Value	Name	Description	[0,31]		indicating GRF [R0, R31]
Value	Name	Description						
[0,31]		indicating GRF [R0, R31]						
	19:17	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	16:11	Vertex URB Entry Read Length						
		<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table>	Format:	U6				
Format:	U6							
		Specifies the number of pairs of 128-bit vertex elements to be passed into the payload for each vertex. This field is ignored if VS Function Enable is DISABLED. For SIMD4x2 dispatch, each vertex element requires one GRF of payload data, therefore the number of GRFs with vertex data will be double the value programmed in this field. For SIMD8 dispatch, each vertex element requires 4 GRFs of payload data, therefore the number of GRFs with vertex data will be 8 times the value programmed in this field. The EU limit of 128 GRFs imposes a maximum limit of 30 elements per vertex pushed into the payload, though the practical limit may be lower. If input vertices exceed the practical limit, software must decide between resorting to pulling elements during thread execution or dropping back to SIMD4x2 dispatch. Note that the VUE is used for both input and output, so when using the pull-model software must ensure inputs are not overwritten before						

3DSTATE_VS_BODY

		last use.																		
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[1,63]</td> <td></td> <td>if SIMD8 dispatch disabled</td> </tr> <tr> <td>[0,15]</td> <td></td> <td>if SIMD8 dispatch enabled</td> </tr> </tbody> </table>	Value	Name	Description	[1,63]		if SIMD8 dispatch disabled	[0,15]		if SIMD8 dispatch enabled									
Value	Name	Description																		
[1,63]		if SIMD8 dispatch disabled																		
[0,15]		if SIMD8 dispatch enabled																		
10	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
9:4	Vertex URB Entry Read Offset	<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,63]</td> <td></td> </tr> </tbody> </table>	Format:	U6	Value	Name	[0,63]													
Format:	U6																			
Value	Name																			
[0,63]																				
3:0	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
6	31:22	<p>Maximum Number of Threads</p> <table border="1"> <tr> <td>Format:</td> <td>U10-1</td> </tr> </table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if VS Function Enable is DISABLED.</p> <p>This field specifies a maximum thread count per (Geometry) Pipe.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,727]</td> <td></td> <td>indicating thread count of [1,728]</td> </tr> <tr> <td>[0,191]</td> <td></td> <td>indicating thread count of [1,192]</td> </tr> <tr> <td>[0,545]</td> <td></td> <td>indicating thread count of [1,546]</td> </tr> </tbody> </table> <p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	U10-1	Value	Name	Description	[0,727]		indicating thread count of [1,728]	[0,191]		indicating thread count of [1,192]	[0,545]		indicating thread count of [1,546]	Access:	RO	Format:	MBZ
Format:	U10-1																			
Value	Name	Description																		
[0,727]		indicating thread count of [1,728]																		
[0,191]		indicating thread count of [1,192]																		
[0,545]		indicating thread count of [1,546]																		
Access:	RO																			
Format:	MBZ																			

3DSTATE_VS_BODY

	10 Statistics Enable				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Enable</td></tr> </table> <p>If ENABLED, the VS stage will perform statistics gathering. See the Statistics Gathering subsection. If DISABLED, statistics information associated with the VS stage will be left unchanged.</p>	Format:	Enable		
Format:	Enable				
	9 SIMD8 Single Instance Dispatch Enable				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Enable</td></tr> </table> <p>This field is used to specify whether vertices from different instances can be combined in a single SIMD8 dispatch. This bit is <u>ignored</u> if SIMD4x2 dispatches are enabled (i.e., SIMD8 Dispatch Enable is DISABLED). If ENABLED, SIMD8 VS thread dispatches <u>will not</u> combine vertices from different instances. This allows the VS kernel to handle instance-specific operations (e.g., read constants indexed by the InstanceID) in a global fashion, as these operations pertain to all vertices of the dispatch. If DISABLED, SIMD8 VS thread dispatches can combine vertices from different instances. The VS kernel must determine if instance-specific operations can be handled globally (vs. per-vertex). E.g., it can examine the Single Instance payload bit.</p>		Format:	Enable	
Format:	Enable				
	Programming Notes				
	SIMD8 Single Instance Dispatch Enable is not supported for HPCXTs.				
	8:3 Reserved				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
	2 SIMD8 Dispatch Enable				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Enable</td></tr> </table> <p>This field determines how VS threads are dispatched and how the thread payloads are generated. The setting of this field must agree with how the VS kernel was compiled. If ENABLED, SIMD8 VS thread dispatches are performed. The Single Vertex Dispatch field is ignored. If DISABLED, SIMD4x2 thread dispatches are performed. The Single Vertex Dispatch field can be used to force single-vertex dispatches.</p>	Format:	Enable		
Format:	Enable				
	Programming Notes				
	The only supported mode is SIMD8 Dispatch Enable set to Enable (1).				
	1 Vertex Cache Disable				
	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Disable</td></tr> </table> <p>This bit controls the operation of the Vertex Cache. This field is always used. If the Vertex Cache is DISABLED and the VS Function is ENABLED, the Vertex Cache is not used and all incoming vertices will be passed to VS threads. If the Vertex Cache is ENABLED and the VS Function is ENABLED, only incoming vertices that do not hit in the Vertex Cache will be passed to VS threads. If the Vertex Cache is ENABLED and the VS Function is DISABLED, input vertices that miss in the Vertex Cache will be assembled and written to the URB (by the VF stage), and subsequently passed through the VS stage unmodified (i.e, no VS threads are spawned). The Vertex Cache is invalidated whenever the Vertex Cache becomes DISABLED, whenever the VS</p>	Format:	Disable		
Format:	Disable				

3DSTATE_VS_BODY

		Function Enable toggles, between 3DPRIMITIVE commands and between instances within a 3DPRIMITIVE command.						
Programming Notes								
See the Vertex Caching subsection for details on implicit Vertex Cache disabling.								
	0	<p>Function Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit determines whether or not the VS stage spawns VS threads, which comprises the bulk of the VS stage functionality.</p> <p>If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline.</p> <p>If DISABLED, VF-generated vertices will pass thru the VS function and are sent down the pipeline unmodified. The Vertex Cache (if enabled) is still available.</p>	Format:	Enable				
Format:	Enable							
<p>7 31:27 Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>			Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
<p>26:21 Vertex URB Entry Output Read Offset</p> <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB by the Setup Back-End (SBE) function. The offset programmed will specify the start of Attribute 0 to be passed in subsequent Pixel Shader thread payloads. Refer to the Attribute Interpolator Setup documentation.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,63]</td> <td></td> </tr> </tbody> </table>			Format:	U6	Value	Name	[0,63]	
Format:	U6							
Value	Name							
[0,63]								
Programming Notes								
<p>As the vertex header data located at the start of the Vertex URB entry is typically only used by 3D pipeline FFs (i.e., Clipper, Setup FrontEnd) and not required as interpolated attributes in Pixel Shader threads, it is expected that SW will program this Start Offset skip over the vertex header.</p> <p>This offset value is ignored if SBE's Number of SF Attributes state is programmed to 0 (i.e., no attributes are defined beyond the position read from the Vertex Header)</p>								
<p>20:16 Vertex URB Entry Output Length</p> <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>Specifies the amount of Vertex Attribute URB data to be read by the Setup Back-End function for each Vertex URB entry, in 256-bit units. The attribute data will be read starting at the offset specified by the Vertex URB Entry Output Read Offset state.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[1,16]</td> <td></td> </tr> </tbody> </table>			Format:	U5	Value	Name	[1,16]	
Format:	U5							
Value	Name							
[1,16]								

3DSTATE_VS_BODY

Programming Notes				
This length value is ignored if SBE's Number of SF Attributes state is programmed to 0 (i.e., no attributes are defined beyond the position read from the Vertex Header).				
15:8	User Clip Distance Clip Test Enable Bitmask	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This 8 bit mask field selects which of the 8 Clip Distance Values (if any) are to be included in the Clip stage's trivial reject / trivial accept / must clip determination function. The ClipDistance Values (if present) are located in DW8-15 of the VUE Vertex Header located at the beginning of VUE URB entries. Bit 0 of this field corresponds to Clip Distance Value 0.</p>	Format:	U8
Format:	U8			
7:0	User Clip Distance Cull Test Enable Bitmask	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This 8 bit mask field selects which of the 8 Clip Distance Values (if any) are to be included in the Clip stage's trivial reject / trivial accept determination function. Note that must clip determination is not included in this function. The ClipDistance Values (if present) are located in DW8-15 of the VUE Vertex Header located at the beginning of VUE URB entries. Bit 0 of this field corresponds to Clip Distance Value 0.</p>	Format:	U8
Format:	U8			

3DSTATE_WM_BODY

3DSTATE_WM_BODY																			
DWord	Bit	Description																	
0	31	<p>Statistics Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, the Windower and pixel pipeline will engage in statistics gathering. If DISABLED, statistics information associated with this FF stage will be left unchanged. See Statistics Gathering.</p> <p>Programming Notes</p> <p>This bit must be disabled if any of these bits is set: 3DSTATE_WM::Legacy Depth Buffer Clear, 3DSTATE_WM::Legacy Hierarchical Depth Buffer Resolve Enable or 3DSTATE_WM::Legacy Depth Buffer Resolve Enable.</p>	Format:	Enable															
Format:	Enable																		
	30:27	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	26	<p>Legacy Diamond Line Rasterization</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This bit, if ENABLED, indicates that the Windower will rasterize zero width lines using the DX9 rasterization rules. If DISABLED, the Windower will rasterize zero width lines using the DX10 rasterization rules (see Strips Fans chapter).</p>	Format:	Enable															
Format:	Enable																		
	25:24	<p>Walking Granularity</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Selects the Walking granularity</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>16x16</td> <td>16x16 granularity</td> </tr> <tr> <td>1h</td> <td>32x32</td> <td>32x32 granularity</td> </tr> <tr> <td>2h</td> <td>64x64 [Default]</td> <td>64x64 granularity</td> </tr> <tr> <td>3h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0h	16x16	16x16 granularity	1h	32x32	32x32 granularity	2h	64x64 [Default]	64x64 granularity	3h	Reserved	
Format:	U2																		
Value	Name	Description																	
0h	16x16	16x16 granularity																	
1h	32x32	32x32 granularity																	
2h	64x64 [Default]	64x64 granularity																	
3h	Reserved																		
	23	<p>Walker Direction</p> <p>Selects the walking pattern of the high throughput walker.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Snake Walk</td> </tr> <tr> <td>1h</td> <td>Z-Walk [Default]</td> </tr> </tbody> </table>	Value	Name	0h	Snake Walk	1h	Z-Walk [Default]											
Value	Name																		
0h	Snake Walk																		
1h	Z-Walk [Default]																		
	22:21	<p>Early Depth/Stencil Control</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field specifies the behavior of early depth/stencil test.</p>	Format:	U2															
Format:	U2																		

3DSTATE_WM_BODY

		Value	Name	Description
		0h	NORMAL	Depth/Stencil Test/Write behaves as if it happens post-shader, however the pixel shader is not necessarily executed if the pixel fails depth or stencil test (this is the legacy behavior)
		1h	PSEXEC	Depth/Stencil Test/Write behaves as if it happens post-shader, and the pixel shader is executed if the pixel fails depth or stencil test (although pre-shader actions such as primitive inclusion, stipple, etc. will still cause the shader not to execute)
		2h	PREPS	Depth/Stencil Test/Write behaves as if it happens pre-shader. The pixel shader is not executed if the pixel fails depth or stencil test. Depth and stencil writes occur even if the pixel is killed by the shader or post-shader by alpha test, etc. Depth output by the pixel shader is ignored.
		3h	Reserved	
		Programming Notes		
		The Early Depth/Stencil Control field cannot be set to PREPS (value = 2h) if ForceKillpix = ForceON or Forced Thread Dispatch = ForceON		
20:19	Force Thread Dispatch Enable			
		Value	Name	Description
		0h	Normal	WM_INT::ThreadDispatchEnable is computed normally
		1h	ForceOff	Forces WM_INT::ThreadDispatchEnable Off
		2h	ForceON	Forces WM_INT::ThreadDispatchEnable On
		3h	Reserved	
		Programming Notes		
		This must always be set to Normal. This field should not be tested for functional validation		
18:17	Position ZW Interpolation Mode			
		Format:		U2
		This field elects "interpolation mode" associated with the Position Z (source depth) and W coordinates passed in the PS payload when the PS requires Position as input. This field does not determine whether these coordinates are actually included in the payload (see Pixel Shader Requires Depth, Pixel Shader Requires W).		
		Value	Name	Description
		0h	INTERP_PIXEL	Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)
		1h	Reserved	
		2h	INTERP_CENTROID	
		3h	INTERP_SAMPLE	

3DSTATE_WM_BODY

Programming Notes						
WM_INT::RT Independent Rasterization Enable must be disabled in order to select INTERP_SAMPLE.						
MSDISPMODE_PERSAMPLE is required in order to select INTERP_SAMPLE.						
16:11 Barycentric Interpolation Mode						
<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Enable[6]</td></tr> </table> <p>Controls which barycentric interpolation terms must be passed into the pixel shader kernel. Bit 0: Perspective Pixel Location barycentric is required Bit 1: Perspective Centroid barycentric is required Bit 2: Perspective Sample barycentric is required Bit 3: Non-perspective Pixel Location barycentric is required Bit 4: Non-perspective Centroid barycentric is required Bit 5: Non-perspective Sample barycentric is required</p>			Format:	Enable[6]		
Format:	Enable[6]					
Programming Notes						
If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the Pixel Location state of 3DSTATE_MULTISAMPLING).MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates.						
10 Reserved						
<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>			Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
9:8 Line End Cap Antialiasing Region Width						
<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U2</td></tr> </table> <p>This field specifies the distances over which the coverage of anti-aliased line end caps are computed.</p>			Format:	U2		
Format:	U2					
Value	Name	Description				
0h	0.5 pixels	0.5 pixels				
1h	1.0 pixels	1.0 pixels				
2h	2.0 pixels	2.0 pixels				
3h	4.0 pixels	4.0 pixels				
7:6 Line Antialiasing Region Width						
<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U2</td></tr> </table> <p>This field specifies the distance over which the anti-aliased line coverage is computed.</p>			Format:	U2		
Format:	U2					
Value	Name	Description				
0h	0.5 pixels	0.5 pixels				
1h	1.0 pixels	1.0 pixels				
2h	2.0 pixels	2.0 pixels				
3h	4.0 pixels	4.0 pixels				

3DSTATE_WM_BODY

	5	Reserved															
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	4	Polygon Stipple Enable <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Enables the Polygon Stipple function.</p>	Format:	Enable													
Format:	Enable																
	3	Line Stipple Enable <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Enables the Line Stipple function.</p>	Format:	Enable													
Format:	Enable																
	2	Point Rasterization Rule <p>This field specifies the rasterization rules to be applied whenever the edges of a point primitive fall exactly on a pixel sampling point.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>RASTRULE_UPPER_LEFT</td><td>To match "normal" upper left rules for surface primitives</td></tr> <tr> <td>1h</td><td>RASTRULE_UPPER_RIGHT</td><td>To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).</td></tr> </tbody> </table>	Value	Name	Description	0h	RASTRULE_UPPER_LEFT	To match "normal" upper left rules for surface primitives	1h	RASTRULE_UPPER_RIGHT	To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).						
Value	Name	Description															
0h	RASTRULE_UPPER_LEFT	To match "normal" upper left rules for surface primitives															
1h	RASTRULE_UPPER_RIGHT	To match OpenGL point rasterization rules (round to + infinity, where this is the upper right direction wrt OpenGL screen origin of lower left).															
	1:0	Force Kill Pixel Enable <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Normal</td><td>WM_INT:: Pixel Shader Kill Pixel is computed normally</td></tr> <tr> <td>1h</td><td>ForceOff</td><td>Forces WM_INT:: Pixel Shader Kill Pixel Off</td></tr> <tr> <td>2h</td><td>ForceON</td><td>Forces WM_INT:: Pixel Shader Kill Pixel On</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>This must always be set to Normal. This field should not be tested for functional validation</p>	Value	Name	Description	0h	Normal	WM_INT:: Pixel Shader Kill Pixel is computed normally	1h	ForceOff	Forces WM_INT:: Pixel Shader Kill Pixel Off	2h	ForceON	Forces WM_INT:: Pixel Shader Kill Pixel On	3h	Reserved	
Value	Name	Description															
0h	Normal	WM_INT:: Pixel Shader Kill Pixel is computed normally															
1h	ForceOff	Forces WM_INT:: Pixel Shader Kill Pixel Off															
2h	ForceON	Forces WM_INT:: Pixel Shader Kill Pixel On															
3h	Reserved																

3DSTATE_WM_CHROMAKEY_BODY

3DSTATE_WM_CHROMAKEY_BODY						
DWord	Bit	Description				
0	31	ChromaKey Kill Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="2">If ENABLED, indicates that at least one of the attached samplers has ChromaKeyKill enabled.</td></tr> </table>	Format:	Enable	If ENABLED, indicates that at least one of the attached samplers has ChromaKeyKill enabled.	
Format:	Enable					
If ENABLED, indicates that at least one of the attached samplers has ChromaKeyKill enabled.						
30:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

3DSTATE_WM_DEPTH_STENCIL_BODY

3DSTATE_WM_DEPTH_STENCIL_BODY				
DWord	Bit	Description		
0	31:29	<p>Stencil Fail Op</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Stencil_Operation</td> </tr> </table> <p>This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test fails.</p> <p>Programming Notes</p> <p>if all three stencil ops (Stencil Fail, Stencil Pass Depth Fail, and Stencil Pass Depth Pass) are KEEP, ZERO, or REPLACE, the stencil buffer is not read.</p>	Format:	3D_Stencil_Operation
Format:	3D_Stencil_Operation			
28:26	<p>Stencil Pass Depth Fail Op</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Stencil_Operation</td> </tr> </table> <p>This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test passes but the depth pass fails.</p>	Format:	3D_Stencil_Operation	
Format:	3D_Stencil_Operation			
25:23	<p>Stencil Pass Depth Pass Op</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Stencil_Operation</td> </tr> </table> <p>This field specifies the operation to perform on the Stencil Buffer when the (front face) stencil test passes but the depth test passes.</p>	Format:	3D_Stencil_Operation	
Format:	3D_Stencil_Operation			
22:20	<p>Backface Stencil Test Function</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Compare_Function</td> </tr> </table>	Format:	3D_Compare_Function	
Format:	3D_Compare_Function			
19:17	<p>Backface Stencil Fail Op</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Stencil_Operation</td> </tr> </table>	Format:	3D_Stencil_Operation	
Format:	3D_Stencil_Operation			
16:14	<p>Backface Stencil Pass Depth Fail Op</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Stencil_Operation</td> </tr> </table> <p>This field specifies the operation to perform on the Stencil Buffer when the stencil test passes but the depth pass fails.</p>	Format:	3D_Stencil_Operation	
Format:	3D_Stencil_Operation			
13:11	<p>Backface Stencil Pass Depth Pass Op</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Stencil_Operation</td> </tr> </table> <p>This field specifies the operation to perform on the Stencil Buffer when the stencil test passes and the depth pass passes (or is disabled).</p>	Format:	3D_Stencil_Operation	
Format:	3D_Stencil_Operation			
10:8	<p>Stencil Test Function</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Compare_Function</td> </tr> </table> <p>This field specifies the comparison function used in the (front face) StencilTest function.</p>	Format:	3D_Compare_Function	
Format:	3D_Compare_Function			
7:5	<p>Depth Test Function</p> <table border="1"> <tr> <td>Format:</td> <td>3D_Compare_Function</td> </tr> </table> <p>Specifies the comparison function used in DepthTest function.</p>	Format:	3D_Compare_Function	
Format:	3D_Compare_Function			

3DSTATE_WM_DEPTH_STENCIL_BODY

Programming Notes													
If the Depth Test Function is ALWAYS or NEVER, the depth buffer is not read.													
4 Double Sided Stencil Enable <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enable doubled sided stencil operations.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">False</td> <td style="padding: 2px;">Double Sided Stencil Disabled</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">True</td> <td style="padding: 2px;">Double Sided Stencil Enabled</td> </tr> </tbody> </table>			Format:	Enable	Value	Name	Description	0h	False	Double Sided Stencil Disabled	1h	True	Double Sided Stencil Enabled
Format:	Enable												
Value	Name	Description											
0h	False	Double Sided Stencil Disabled											
1h	True	Double Sided Stencil Enabled											
Programming Notes													
<ul style="list-style-type: none"> • Back-facing primitives have a vertex winding order opposite to the currently selected Front Winding state. • Culling of primitives is not affected by the double-sided stencil state • Back-facing primitives will be rendered, honoring all current device state, as though it were a front-facing primitive with no implicitly overloaded state. 													
3 Stencil Test Enable <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enables StencilTest function of the Pixel Processing pipeline.</p>			Format:	Enable									
Format:	Enable												
Programming Notes													
If any of the render targets are YUV format, this field must be disabled.													
2 Stencil Buffer Write Enable <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enables writes to the Stencil Buffer.</p>			Format:	Enable									
Format:	Enable												
Programming Notes													
If this field is enabled, Stencil Test Enable must also be enabled.													
1 Depth Test Enable <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enables the DepthTest function of the Pixel Processing pipeline.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">Disable</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">Enable</td> </tr> </tbody> </table>			Format:	Enable	Value	Name	0h	Disable	1h	Enable			
Format:	Enable												
Value	Name												
0h	Disable												
1h	Enable												
Programming Notes													
If any of the render targets are YUV format, this field must be disabled.													
0 Depth Buffer Write Enable <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enables writes to the Depth Buffer.</p>			Format:	Enable									
Format:	Enable												

3DSTATE_WM_DEPTH_STENCIL_BODY

		Programming Notes			
		A Depth Buffer must be defined before enabling writes to it, or operation is UNDEFINED.			
		This bit must not be set when WM_INT::RT Independent Rasterization Enable is true.			
1	31:24	<p>Stencil Test Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This field specifies a bit mask applied to stencil test values. Both the stencil reference value and value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.</p>	Format:	U8	
Format:	U8				
23:16	<p>Stencil Write Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This field specifies a bit mask applied to stencil buffer writes. Only those stencil buffer bits corresponding to bits set in this mask will be modified.</p>	Format:	U8		
Format:	U8				
15:8	<p>Backface Stencil Test Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This field specifies a bit mask applied to backface stencil test values. Both the stencil reference value and value read from the stencil buffer will be logically ANDed with this mask before the stencil comparison test is performed.</p>	Format:	U8		
Format:	U8				
7:0	<p>Backface Stencil Write Mask</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This field specifies a bit mask applied to backface stencil buffer writes. Only those stencil buffer bits corresponding to bits set in this mask will be modified.</p>	Format:	U8		
Format:	U8				
31:16	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
2	15:8	<p>Stencil Reference Value</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This field specifies the stencil reference value to compare against in the (front face) StencilTest function.</p>	Format:	U8	
Format:	U8				
7:0	<p>Backface Stencil Reference Value</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>This field specifies the stencil reference value to compare against in the StencilTest function.</p>	Format:	U8		
Format:	U8				

3DSTATE_WM_HZ_OP_BODY

3DSTATE_WM_HZ_OP_BODY				
DWord	Bit	Description		
0	31	<p>Stencil Buffer Clear Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set, the stencil buffer is initialized.</p> <p>Programming Notes</p> <p>If this field is enabled,</p> <ol style="list-style-type: none"> the Depth Buffer Resolve Enable (full or partial) and Hierarchical Depth Buffer Resolve Enable fields must both be disabled. 3DSTATE_DEPTH_BUFFER::Stencil Write Enable must be set if 3DSTATE_STENCIL_BUFFER::Stencil buffer enable is set. <p>When this field is enabled, Stencil Buffer Resolve Enable should be disabled</p>	Format:	Enable
Format:	Enable			
	30	<p>Depth Buffer Clear Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set, the depth buffer is initialized.</p> <p>Programming Notes</p> <p>If this field is enabled,</p> <ol style="list-style-type: none"> the Depth Buffer Resolve Enable(full or partial) and Hierarchical Depth Buffer Resolve Enable fields must both be disabled. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 	Format:	Enable
Format:	Enable			
	29	<p>Scissor Rectangle Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Enables operation of Scissor Rectangle.</p> <p>Programming Notes</p> <p>In order get the functionality right if this bit is disabled, driver must clip the clear rectangle to scissor rectangle if scissor test is enabled before clearing.</p>	Format:	Enable
Format:	Enable			
	28	<p>Depth Buffer Resolve Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set, the depth buffer is made to be consistent with the</p>	Format:	Enable
Format:	Enable			

3DSTATE_WM_HZ_OP_BODY

	<p>hierarchical depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer is to be used as a surface outside of the 3D rendering operation. The Depth buffer will be in uncompressed state after this operation.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="text-align: center; background-color: #e0e0ff;">Programming Notes</td> </tr> <tr> <td colspan="2">If this field is enabled,</td> </tr> <tr> <td colspan="2"> <ol style="list-style-type: none"> 1. the Depth Buffer Clear and Hierarchical Depth Buffer Resolve Enable fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 3. Depth Buffer Partial Resolve Enable field should be disabled. </td> </tr> </table> <p>For validation reasons, the need to resolve an area smaller than the whole depth buffer can occur. See the programming notes for X/Y Min and X/Y Max</p>	Programming Notes		If this field is enabled,		<ol style="list-style-type: none"> 1. the Depth Buffer Clear and Hierarchical Depth Buffer Resolve Enable fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 3. Depth Buffer Partial Resolve Enable field should be disabled. 			
Programming Notes									
If this field is enabled,									
<ol style="list-style-type: none"> 1. the Depth Buffer Clear and Hierarchical Depth Buffer Resolve Enable fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 3. Depth Buffer Partial Resolve Enable field should be disabled. 									
27	<p>Hierarchical Depth Buffer Resolve Enable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td><td style="width: 80%;">Enable</td></tr> </table> <p>When set, the hierarchical depth buffer is made to be consistent with the depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer has been modified outside of the 3D rendering operation.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="text-align: center; background-color: #e0e0ff;">Programming Notes</td> </tr> <tr> <td colspan="2">If this field is enabled,</td> </tr> <tr> <td colspan="2"> <ol style="list-style-type: none"> 1. the Depth Buffer Clear and Depth Buffer Resolve Enable (full or partial) fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 3. Stencil Buffer Resolve Enable must be disabled. </td> </tr> </table> <p>Doing a Hierarchical Depth Buffer resolve (HZ resolve) on a partial HZ buffer is not permitted. The HZ resolve operation must be done on the entire HZ buffer.</p> <p>Performance Note: expect the hierarchical depth buffer's impact on performance to be reduced for some period of time after this operation is performed, as the hierarchical depth buffer is initialized to a state that makes it ineffective. Further rendering will tend to bring the hierarchical depth buffer back to a more effective state.</p>	Format:	Enable	Programming Notes		If this field is enabled,		<ol style="list-style-type: none"> 1. the Depth Buffer Clear and Depth Buffer Resolve Enable (full or partial) fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 3. Stencil Buffer Resolve Enable must be disabled. 	
Format:	Enable								
Programming Notes									
If this field is enabled,									
<ol style="list-style-type: none"> 1. the Depth Buffer Clear and Depth Buffer Resolve Enable (full or partial) fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 3. Stencil Buffer Resolve Enable must be disabled. 									
26	<p>Pixel Position Offset Enable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td><td style="width: 80%;">Enable</td></tr> </table> <p>Enables the device to offset pixel positions by 0.5 both in horizontal and vertical directions.</p>	Format:	Enable						
Format:	Enable								

3DSTATE_WM_HZ_OP_BODY

		<p>Programming Notes</p> <p>Setting this field along with setting the Pixel Location to upper left and number of multisamples to greater than one will cause the device to offset pixel positions by 0.5 both in horizontal and vertical directions. It is to be noted this is done to adjust the pixel co-ordinate system to DX9 like, so any WM_HZ_OP screen space rectangles (eg: legacy HiZ Clear, Resolve etc.) generated internally by driver in this mode needs to be aware of this offset adjustment and send the rectangles according to alignment restriction taking this offset adjustment into consideration. SW can choose to set this bit only for DX9 API. DX10/OGL API's should not have any effect by setting or not setting this bit.</p>		
25	Full Surface Depth and Stencil Clear	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Programming Notes</p> <p>Setting this field to "1" along with "Depth buffer clear" will cause all the pixels/samples in an the HZ and Stencil CLs to be cleared. Software must set this only when the APP requires the entire Depth surface to be cleared. Setting this field to "1" for STC-buffer only clear without "depth buffer clear" will cause all the pixels/samples in the STC-CL to get the stc-ref value.</p>	Format:	Enable
Format:	Enable			
24	Stencil Buffer Resolve Enable	<p>When set, the stencil buffer is filled with the true stencil values. This is intended to be used when the stencil buffer is to be used as a surface outside of the 3D rendering operation. When this is enabled, Stencil Buffer Clear Enable field should be disabled.</p> <p>Programming Notes</p> <p>The STC buffer is required to be done only if the "compression bit" in the 3DSTATE_STENCIL_BUFFER is enabled. If STC buffer compression is enabled, then the STC buffer will hold compressed data. To get the true stencil values for all the pixels, a stencil resolve operation is required.</p> <p><u>Issue</u> The stencil resolve bit in WM_HZ_OP state is not being considered by WM in the right pipeline stage</p> <p><u>Workaround</u> Have a pipe control with thread_dispatch set to OFF before the WM_HZ_OP with stencil buffer resolve is required (bit 24 below).</p>		

3DSTATE_WM_HZ_OP_BODY

	<p>1) Setting the force thread dispatch enable(bits 20:19) in the 3dstate_WM_body state to be set to Force_OFF (value of 1) before the first WM_HZ_OP state cycle 2) Before second WM_HZ_OP state which is required by programming sequencing to complete the HZ_OP operation, reprogram the 3dstate_WM_body to set to NORMAL(value of 0). 3DSTATE_WM.ForceThreadDispatchEnable = 1(ForceOff) PIPE_CONTROL commit the above state before HZ_OP 3DSTATE_WM_HZ_OP (stencil resolve bit set) PIPE_CONTROL 3DSTATE_WM.ForceThreadDispatchEnable = 0(Normal) 3DSTATE_WM_HZ_OP (empty, no bits set)</p>																							
23:16	<p>Stencil Clear Value</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">U8.0</td> </tr> </table> <p>This field specifies the stencil clear value.</p>	Format:	U8.0																					
Format:	U8.0																							
15:13	<p>Number of Multisamples</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">U3</td> </tr> </table> <p>This field specifies how many samples/pixel exist in the Depth Buffer and Stencil buffers, as log2(#samples).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">Value</th> <th style="width: 20%;">Name</th> <th style="width: 60%;">Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>1</td> <td>1 sample/pixel</td> </tr> <tr> <td>1h</td> <td>2</td> <td>2 samples/pixel</td> </tr> <tr> <td>2h</td> <td>4</td> <td>4 samples/pixel</td> </tr> <tr> <td>3h</td> <td>8</td> <td>8 samples/pixel</td> </tr> <tr> <td>4h</td> <td>16</td> <td>16 samples/pixel</td> </tr> <tr> <td>5h-7h</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U3	Value	Name	Description	0h	1	1 sample/pixel	1h	2	2 samples/pixel	2h	4	4 samples/pixel	3h	8	8 samples/pixel	4h	16	16 samples/pixel	5h-7h	Reserved	
Format:	U3																							
Value	Name	Description																						
0h	1	1 sample/pixel																						
1h	2	2 samples/pixel																						
2h	4	4 samples/pixel																						
3h	8	8 samples/pixel																						
4h	16	16 samples/pixel																						
5h-7h	Reserved																							
12:10	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">MBZ</td> </tr> </table>	Format:	MBZ																					
Format:	MBZ																							
9	<p>Depth Buffer Partial Resolve Enable</p> <p>When set, the depth buffer is made to be consistent with the hierarchical depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer is to be used as a surface outside of the 3D rendering operation. The depth buffer may still be in compressed format after this operation.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 100%; text-align: center;">Programming Notes</td> </tr> </table> <p>If this field is enabled,</p> <ol style="list-style-type: none"> 1. The Depth Buffer Clear and Hierarchical Depth Buffer Resolve Enable fields must both be disabled. 2. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. 	Programming Notes																						
Programming Notes																								

3DSTATE_WM_HZ_OP_BODY

		<p>3. Depth Buffer Resolve Enable field should be disabled. For validation reasons, the need to resolve an area smaller than the whole depth buffer can occur. See the programming notes for X/Y Min and X/Y Max</p>				
	8:0	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
<p>1 Programming Notes: The Clear/Resolve rectangle X and Y Min values must be shifted by the LOD level; i.e. the hardware does not include the LOD in this function. Hence to clear any particular X, Y from the base level, to clear the contents at level "LOD" use (X»LOD) and (Y»LOD). The final X and Y Min values, after LOD adjustment described above, have to be manually 8x4 aligned for Depth and HZ Resolve passes only. For Clears see "Full Surface Depth and Stencil Clear" field in this command instead.</p> <pre>resolve_aligned_y_min = (y_min & ~0x3) //round down to last multiple of 4 resolve_aligned_x_min = (x_min & ~0x7) //round down to last multiple of 8</pre>	31:16	<p>Clear Rectangle Y Min</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Specifies Ymin value of (inclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with Y coordinates less than Ymin will not be affected.</p>	Format:	U16		
Format:	U16					
	15:0	<p>Clear Rectangle X Min</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Specifies Xmin value of (inclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with X coordinates less than or equal to Xmin will not be affected.</p>	Format:	U16		
Format:	U16					
<p>2 Programming Notes: See the programming note in the previous DWORD for the Min values. The Clear/Resolve rectangle X and YMax values must be shifted by the LOD level; i.e. the hardware does not include the LOD in this function. Hence to clear any particular X, Y from the base level, to clear the contents at level "LOD" use (X»LOD) and (Y»LOD). The final X and Y Max values, after LOD adjustment described above, have to be manually 8x4 aligned for Depth and HZ Resolve passes only. For Clears see "Full Surface Depth and Stencil Clear"</p>	31:16	<p>Clear Rectangle Y Max</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Specifies Ymax value of (exclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with Y coordinates greater than Ymax will not be cleared.</p>	Format:	U16		
Format:	U16					
	15:0	<p>Clear Rectangle X Max</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Specifies Xmax value of (exclusive) of clear rectangle with the Depth Buffer, used for clipping. Pixels with X coordinates greater than or equal to Xmax will not be affected.</p>	Format:	U16		
Format:	U16					

3DSTATE_WM_HZ_OP_BODY

<p>field in this command instead.</p> <pre>resolve_aligned_y_max= (y_max & ~0x3) + ((y_max & 0x3 == 0) ? 0 : 4) //round up to next multiple of 4 resolve_aligned_x_max= (x_max & ~0x7) + ((x_max & 0x7 == 0) ? 0 : 8) //round up to next multiple of 8</pre>						
3	31:16	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
4	15:0	<p>Sample Mask</p> <p>Format:</p> <p>Right-justified bitmask (Bit 0 = Sample0). Number of bits that are used is determined by Num Multisamples (3DSTATE_WM_HZ_OP)</p> <p>A per-multisample-position mask state variable that is immediately and unconditionally ANDed with the sample coverage mask as part of the rasterization process. This mask is applied prior to centroid selection.</p> <p>Programming Notes</p> <p>If Number of Multisamples is NUMSAMPLES_1, bits 15:1 of this field will be zeroed by HW. If Number of Multisamples is NUMSAMPLES_2, bits 15:2 of this field will be zeroed by HW. If Number of Multisamples is NUMSAMPLES_4, bits 15:4 of this field will be zeroed by HW. If Number of Multisamples is NUMSAMPLES_8, bits 15:8 of this field will be zeroed by HW.</p> <p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Format:	MBZ		
Format:	MBZ					

A16 Address Payload

A16_PAYLOAD - A16 Address Payload				
DWord	Bit	Description		
0	511:0	<p>a16</p> <table border="1"> <tr> <td>Format:</td> <td>U16[32]</td> </tr> </table> <p>Specifies the 16-bit byte address offset for SIMD message channels 0..31</p> <p>Restriction</p> <p>Address offsets must be aligned to the data size of the access for atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.</p>	Format:	U16[32]
Format:	U16[32]			

A16 Address Payload SIMT8

A16_PAYLOAD_SIMT8 - A16 Address Payload SIMT8									
DWord	Bit	Description							
0	255:128	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
127:0	a16 <table border="1"> <tr> <td>Format:</td><td>U16[8]</td></tr> <tr> <td colspan="2">Specifies the 16-bit byte address offset for SIMT message channels 0..7</td></tr> <tr> <td colspan="2" style="text-align: center;">Restriction</td></tr> <tr> <td colspan="2">Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.</td></tr> </table>	Format:	U16[8]	Specifies the 16-bit byte address offset for SIMT message channels 0..7		Restriction		Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.	
Format:	U16[8]								
Specifies the 16-bit byte address offset for SIMT message channels 0..7									
Restriction									
Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.									

A16 Address Payload SIMT16

A16_PAYLOAD_SIMT16 - A16 Address Payload SIMT16						
DWord	Bit	Description				
0	511:256	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
255:0	a16 <table border="1"> <tr> <td>Format:</td><td>U16[16]</td></tr> </table> <p>Specifies the 16-bit byte address offset for SIMT message channels 0..15</p> <p>Restriction</p> <p>Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.</p>	Format:	U16[16]			
Format:	U16[16]					



A32 Address Payload

A32_PAYLOAD - A32 Address Payload		
DWord	Bit	Description
0	1023:0	a32 Format: U32[32] Specifies the 32-bit byte address offset for SIMD message channels 0..31 Restriction Address offsets must be aligned to the data size of the access for atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.

A32 Address Payload SIMT8

A32_PAYLOAD_SIMT8 - A32 Address Payload SIMT8										
DWord	Bit	Description								
0	255:0	<p>a32</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> <tr> <td colspan="2">Specifies the 32-bit byte address offset for SIMT message channels 0..7</td></tr> <tr> <td colspan="2">Restriction</td></tr> <tr> <td colspan="2">Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.</td></tr> </table>	Format:	U32[8]	Specifies the 32-bit byte address offset for SIMT message channels 0..7		Restriction		Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.	
Format:	U32[8]									
Specifies the 32-bit byte address offset for SIMT message channels 0..7										
Restriction										
Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.										



A32 Address Payload SIMT16

A32_PAYLOAD_SIMT16 - A32 Address Payload SIMT16		
DWord	Bit	Description
0	511:0	a32 Format: U32[16] Specifies the 32-bit byte address offset for SIMT message channels 0..15 Restriction Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.

A32 Buffer Base Address Message Header Control

MHC_A32_BBA - A32 Buffer Base Address Message Header Control					
DWord	Bit	Description			
0	31:10	<p>Buffer Base Address Offset</p> <table border="1"> <tr> <td>Format:</td> <td>GeneralStateOffset[31:10]</td> </tr> </table> <p>Specifies the base address offset page [31:10] for A32 stateless messages.</p> <p>Restriction</p> <p>When using stateless A32 Data Port messages, General State Base Address[47:12] + Buffer Base Address[31:10] must be less than 2^{48}. It is illegal for this to be greater or equal than 2^{48}.</p>	Format:	GeneralStateOffset[31:10]	
Format:	GeneralStateOffset[31:10]				
9:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				



A32 Scaled Header Present Message Descriptor Control Field

MDC_A32_MHP - A32 Scaled Header Present Message Descriptor Control Field															
DWord	Bit	Description													
0	0	<p>Message Header Present</p> <table border="1"><tr><td>Format:</td><td>Boolean</td></tr><tr><td colspan="2">Specifies if the message uses the optional message header to modify the A32 address calculation, in combination with the MDC_A32_SSO field.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>No [Default]</td><td>Message header is not present.</td></tr><tr><td>1h</td><td>Yes</td><td>Message header is present.</td></tr></table> <p>Programming Notes</p> <p>The access is Out-of-bounds if the SideBand Offset is enabled when the Message Header is not present.</p>	Format:	Boolean	Specifies if the message uses the optional message header to modify the A32 address calculation, in combination with the MDC_A32_SSO field.		Value	Name	Description	0h	No [Default]	Message header is not present.	1h	Yes	Message header is present.
Format:	Boolean														
Specifies if the message uses the optional message header to modify the A32 address calculation, in combination with the MDC_A32_SSO field.															
Value	Name	Description													
0h	No [Default]	Message header is not present.													
1h	Yes	Message header is present.													

A32 Sideband Scale and Offset Enable Message Descriptor Control Field

MDC_A32_SBSO - A32 Sideband Scale and Offset Enable Message Descriptor Control Field				
DWord	Bit	Description		
0	7	<p>Sideband Offset Enable</p> <table border="1"> <tr> <td>Format:</td> <td>MBO</td> </tr> </table> <p>Must be set for a scaled SLM access. The 16-bit offset from the Sideband is added to all the offsets in the Address Payload for the SLM access. The 16-bit Sideband Offset is specified in the extended function control field in the SEND instruction.</p>	Format:	MBO
Format:	MBO			
6:0	<p>Scale</p> <table border="1"> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>Specifies the scale pitch to be used for SLM messages as (#bytes-1).</p>	Format:	U7	
Format:	U7			



A64 Address Payload

A64_PAYLOAD - A64 Address Payload		
DWord	Bit	Description
0	2047:0	a64 Format: U64[32] Specifies the 64-bit byte address offset for SIMD message channels 0..31 Restriction Address offsets must be aligned to the data size of the access for atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.

A64 Address Payload SIMT1

A64_PAYLOAD_SIMT1 - A64 Address Payload SIMT1			
DWord	Bit	Description	
0	511:64	<p>Reserved Reserved.</p>	
	63:0	<p>a64</p> <table border="1"> <tr> <td>Format:</td> <td>U64[1]</td> </tr> </table> <p>Specifies the 64-bit byte address offset for SIMT message channel 0. If the address size is A16 or A32, then the most significant bits will be unused.</p> <p>Restriction</p> <p>Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.</p>	Format:
Format:	U64[1]		



A64 Address Payload SIMT16

A64_PAYLOAD_SIMT16 - A64 Address Payload SIMT16										
DWord	Bit	Description								
0	1023:0	<p>a64</p> <table border="1"><tr><td>Format:</td><td>U64[16]</td></tr><tr><td colspan="2">Specifies the 64-bit byte address offset for SIMT message channels 0..15</td></tr><tr><th>Restriction</th><td></td></tr><tr><td colspan="2">Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.</td></tr></table>	Format:	U64[16]	Specifies the 64-bit byte address offset for SIMT message channels 0..15		Restriction		Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.	
Format:	U64[16]									
Specifies the 64-bit byte address offset for SIMT message channels 0..15										
Restriction										
Address offsets must be aligned to the data size of the access for all atomic operations and for any operation with vector size > 1. Address offsets can be byte-aligned for load and store operations with vector size V1.										

A64 Data Size Message Descriptor Control Field

MDC_A64_DS - A64 Data Size Message Descriptor Control Field																							
DWord	Bit	Description																					
0	1:0	Data Size Specifies the number of data elements to be read or written <table border="1" data-bbox="306 572 1478 868"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>DE1</td> <td>1 data element (B, DW, QW)</td> <td></td> </tr> <tr> <td>01h</td> <td>DE2</td> <td>2 data elements (B, DW, QW)</td> <td></td> </tr> <tr> <td>02h</td> <td>DE4</td> <td>4 data elements (B, DW, QW)</td> <td></td> </tr> <tr> <td>03h</td> <td>DE8</td> <td>8 data elements (B, DW, QW)</td> <td>This setting is supported for B, but not for DW and QW. For DW and QW, the maximum number of data elements is 4.</td> </tr> </tbody> </table>		Value	Name	Description	Programming Notes	00h	DE1	1 data element (B, DW, QW)		01h	DE2	2 data elements (B, DW, QW)		02h	DE4	4 data elements (B, DW, QW)		03h	DE8	8 data elements (B, DW, QW)	This setting is supported for B, but not for DW and QW. For DW and QW, the maximum number of data elements is 4.
Value	Name	Description	Programming Notes																				
00h	DE1	1 data element (B, DW, QW)																					
01h	DE2	2 data elements (B, DW, QW)																					
02h	DE4	4 data elements (B, DW, QW)																					
03h	DE8	8 data elements (B, DW, QW)	This setting is supported for B, but not for DW and QW. For DW and QW, the maximum number of data elements is 4.																				
Restriction																							
The number of elements is constrained by SIMD Mode and Data Width. The max data payload limit is 256B: 2 elements SIMD16 QW, 4 elements SIMD16 DW, or 4 elements SIMD8 QW.																							

A64 Hword Block Message Header

MH_A64_HWB - A64 Hword Block Message Header														
DWord	Bit	Description												
0..1	63:0	<p>BlockOffset</p> <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the U64 byte offset of Oword block.</td> </tr> <tr> <td colspan="2">Programming Notes</td></tr> <tr> <td colspan="2">If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.</td></tr> <tr> <td colspan="2">Restriction</td></tr> <tr> <td colspan="2">The byte offset must be aligned to the message's data type. Dwords have [1:0] = 0, Qwords have [2:0] = 0, and Hwords have [4:0] = 0.</td></tr> </table>	Format:	U64	Specifies the U64 byte offset of Oword block.		Programming Notes		If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.		Restriction		The byte offset must be aligned to the message's data type. Dwords have [1:0] = 0, Qwords have [2:0] = 0, and Hwords have [4:0] = 0.	
Format:	U64													
Specifies the U64 byte offset of Oword block.														
Programming Notes														
If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.														
Restriction														
The byte offset must be aligned to the message's data type. Dwords have [1:0] = 0, Qwords have [2:0] = 0, and Hwords have [4:0] = 0.														
2..4	95:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													
5	31:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													
6..7	63:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													

A64 Hword Data Blocks Message Descriptor Control Field

MDC_A64_DB_HW - A64 Hword Data Blocks Message Descriptor Control Field																				
DWord	Bit	Description																		
0	2:0	<p>Data Blocks Specifies the number of Hwords to be read or written</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>01h</td> <td>HW1 [Default]</td> <td>1 Hword block</td> </tr> <tr> <td>02h</td> <td>HW2</td> <td>2 Hword blocks</td> </tr> <tr> <td>03h</td> <td>HW4</td> <td>4 Hword blocks</td> </tr> <tr> <td>04h</td> <td>HW8</td> <td>8 Hword blocks</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	01h	HW1 [Default]	1 Hword block	02h	HW2	2 Hword blocks	03h	HW4	4 Hword blocks	04h	HW8	8 Hword blocks	Others	Reserved	Ignored
Value	Name	Description																		
01h	HW1 [Default]	1 Hword block																		
02h	HW2	2 Hword blocks																		
03h	HW4	4 Hword blocks																		
04h	HW8	8 Hword blocks																		
Others	Reserved	Ignored																		

A64 Oword Block Message Header

MH_A64_OWB - A64 Oword Block Message Header														
DWord	Bit	Description												
0..1	63:0	<p>BlockOffset</p> <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td>Specifies the U64 byte offset of Oword block.</td> <td></td> </tr> <tr> <td colspan="2">Programming Notes</td></tr> <tr> <td colspan="2">If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.</td></tr> <tr> <td colspan="2">Restriction</td></tr> <tr> <td colspan="2">The byte offset must be aligned to the message's data type. Dwords have [1:0] = 0, Qwords have [2:0] = 0, and Hwords have [4:0] = 0.</td></tr> </table>	Format:	U64	Specifies the U64 byte offset of Oword block.		Programming Notes		If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.		Restriction		The byte offset must be aligned to the message's data type. Dwords have [1:0] = 0, Qwords have [2:0] = 0, and Hwords have [4:0] = 0.	
Format:	U64													
Specifies the U64 byte offset of Oword block.														
Programming Notes														
If the BlockOffset is not in the 48-bit canonical address range, the access is Out-of-Bounds.														
Restriction														
The byte offset must be aligned to the message's data type. Dwords have [1:0] = 0, Qwords have [2:0] = 0, and Hwords have [4:0] = 0.														
2..7	191:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													

A64 Oword Data Blocks Message Descriptor Control Field

MDC_A64_DB_OW - A64 Oword Data Blocks Message Descriptor Control Field																							
DWord	Bit	Description																					
0	2:0	Data Blocks Specifies the number of Oword blocks to be read or written <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>OW1L</td> <td>1 Oword, read into or written from the low 128 bits of the destination register</td> </tr> <tr> <td>01h</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>02h</td> <td>OW2</td> <td>2 Owords</td> </tr> <tr> <td>03h</td> <td>OW4</td> <td>4 Owords</td> </tr> <tr> <td>04h</td> <td>OW8</td> <td>8 Owords</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register	01h	Reserved	Reserved	02h	OW2	2 Owords	03h	OW4	4 Owords	04h	OW8	8 Owords	Others	Reserved	Ignored
Value	Name	Description																					
00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register																					
01h	Reserved	Reserved																					
02h	OW2	2 Owords																					
03h	OW4	4 Owords																					
04h	OW8	8 Owords																					
Others	Reserved	Ignored																					



A64 Scaled Header Present Message Descriptor Control Field

MDC_A64_MHP - A64 Scaled Header Present Message Descriptor Control Field											
DWord	Bit	Description									
0	0	<p>Message Header Present</p> <p>Specifies if the message uses the optional message header to modify the A64 address calculation, in combination with MDC_A64_SSO field.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>No</td><td>Message header is not present</td></tr><tr><td>1h</td><td>Yes</td><td>Message header is present</td></tr></tbody></table> <p>Programming Notes</p> <p>The access is Out-of-Bounds if the SideB and Offset is enabled when the Message Header is not present.</p>	Value	Name	Description	0h	No	Message header is not present	1h	Yes	Message header is present
Value	Name	Description									
0h	No	Message header is not present									
1h	Yes	Message header is present									

AddrSubRegNum

AddrSubRegNum						
DWord	Bit	Description				
0	3:0	<p>Address Subregister Number</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0-15</td> <td>Address Subregister Number</td> </tr> </tbody> </table>	Value	Name	0-15	Address Subregister Number
Value	Name					
0-15	Address Subregister Number					

Any Binding Table Index Message Descriptor Control Field

MDC_BTS_SLM_A32 - Any Binding Table Index Message Descriptor Control Field																							
DWord	Bit	Description																					
0	7:0	<p>Binding Table Index Specifies the surface for the message, which can be Surface State Model, SLM or Stateless.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h-0EFh</td> <td>BTS</td> <td>Index of Binding Table State Surfaces</td> </tr> <tr> <td>F0h-OFBh</td> <td>Reserved</td> <td>Reserved for future use</td> </tr> <tr> <td>0FCh</td> <td>SSO</td> <td>Specifies a Surface State Offset supplied by the extended message descriptor</td> </tr> <tr> <td>0FEh</td> <td>SLM</td> <td>Specifies an SLM access</td> </tr> <tr> <td>OFFh</td> <td>A32_A64</td> <td>Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)</td> </tr> <tr> <td>0FDh</td> <td>A32_A64_NC</td> <td>Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).</td> </tr> </tbody> </table> <p>Restriction When using A32_A64_NC, SW must ensure that 2 threads do not both access the same cache line (64B)</p>	Value	Name	Description	00h-0EFh	BTS	Index of Binding Table State Surfaces	F0h-OFBh	Reserved	Reserved for future use	0FCh	SSO	Specifies a Surface State Offset supplied by the extended message descriptor	0FEh	SLM	Specifies an SLM access	OFFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)	0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).
Value	Name	Description																					
00h-0EFh	BTS	Index of Binding Table State Surfaces																					
F0h-OFBh	Reserved	Reserved for future use																					
0FCh	SSO	Specifies a Surface State Offset supplied by the extended message descriptor																					
0FEh	SLM	Specifies an SLM access																					
OFFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)																					
0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).																					

Atomic Float Binary Operation Message Descriptor Control Field

MDC_FOP2 - Atomic Float Binary Operation Message Descriptor Control Field

Size (in bits):	3																							
Default Value:	0x00000001																							
DWord	Bit	Description																						
0		Atomic Float Operation Type Specifies the atomic float binary operation to be performed																						
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>01h</td><td>AOP_FMAX [Default]</td><td>new_dst = fmax(old_dst, src0)</td><td>The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x,qNaN) = fmax(qNaN,x) = x$ $fmax(x,sNaN) = fmax(sNaN,x) = \text{quietize}(sNaN)$ $fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN,qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ Fmax with sNaN operand returns sNaN instead of quietize(sNaN)</td></tr> <tr> <td>02h</td><td>AOP_FMIN</td><td>new_dst = fmin(old_dst, src0)</td><td>The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x,qNaN) = fmin(qNaN,x) = x$ $fmin(x,sNaN) = fmin(sNaN,x) = \text{quietize}(sNaN)$ $fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN,qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.</td></tr> <tr> <td>04h</td><td>AOP_FADD</td><td>new_dst = Fadd(old_dst, src0)</td><td>Implements IEEE-754 single precision floating point add. Floating point ADD operation is only supported for global memory and not SLM.</td></tr> <tr> <td>05h</td><td>AOP_FSUB</td><td>new_dst = Fsub(old_dst, src0)</td><td>Implements IEEE-754 single precision floating point subtract. Floating point SUB operation is only supported for global memory and not SLM.</td></tr> </tbody> </table>			Value	Name	Description	Programming Notes	01h	AOP_FMAX [Default]	new_dst = fmax(old_dst, src0)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x,qNaN) = fmax(qNaN,x) = x$ $fmax(x,sNaN) = fmax(sNaN,x) = \text{quietize}(sNaN)$ $fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN,qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ Fmax with sNaN operand returns sNaN instead of quietize(sNaN)	02h	AOP_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x,qNaN) = fmin(qNaN,x) = x$ $fmin(x,sNaN) = fmin(sNaN,x) = \text{quietize}(sNaN)$ $fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN,qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.	04h	AOP_FADD	new_dst = Fadd(old_dst, src0)	Implements IEEE-754 single precision floating point add. Floating point ADD operation is only supported for global memory and not SLM.	05h	AOP_FSUB	new_dst = Fsub(old_dst, src0)	Implements IEEE-754 single precision floating point subtract. Floating point SUB operation is only supported for global memory and not SLM.
Value	Name	Description	Programming Notes																					
01h	AOP_FMAX [Default]	new_dst = fmax(old_dst, src0)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x,qNaN) = fmax(qNaN,x) = x$ $fmax(x,sNaN) = fmax(sNaN,x) = \text{quietize}(sNaN)$ $fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN,qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ Fmax with sNaN operand returns sNaN instead of quietize(sNaN)																					
02h	AOP_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x,qNaN) = fmin(qNaN,x) = x$ $fmin(x,sNaN) = fmin(sNaN,x) = \text{quietize}(sNaN)$ $fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN,qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.																					
04h	AOP_FADD	new_dst = Fadd(old_dst, src0)	Implements IEEE-754 single precision floating point add. Floating point ADD operation is only supported for global memory and not SLM.																					
05h	AOP_FSUB	new_dst = Fsub(old_dst, src0)	Implements IEEE-754 single precision floating point subtract. Floating point SUB operation is only supported for global memory and not SLM.																					

Atomic Float Operation Message Descriptor Control Field

MDC_FOP - Atomic Float Operation Message Descriptor Control Field																								
DWord	Bit	Description																						
0	2:0	Atomic Float Operation Type Specifies the atomic float operation to be performed.																						
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>01h</td> <td>AOP2_FMAX</td> <td>new_dst = fmax(old_dst, src0) (default binary opcode)</td> <td>The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x,qNaN) = fmax(qNaN,x) = x$ $fmax(x,sNaN) = fmax(sNaN,x) = \text{quietize}(sNaN)$ $fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN,qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ Fmax with sNaN operand returns sNaN instead of quietize(sNaN)</td> </tr> <tr> <td>02h</td> <td>AOP2_FMIN</td> <td>new_dst = fmin(old_dst, src0)</td> <td>The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x,qNaN) = fmin(qNaN,x) = x$ $fmin(x,sNaN) = fmin(sNaN,x) = \text{quietize}(sNaN)$ $fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN,qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.</td> </tr> <tr> <td>04h</td> <td>AOP2_FADD</td> <td>new_dst = Fadd(old_dst, src0)</td> <td>Implements IEEE-754 single precision floating point add. Floating point ADD operation is only supported for global memory and not SLM.</td> </tr> <tr> <td>05h</td> <td>AOP2_FSUB</td> <td>new_dst = Fsub(old_dst, src0)</td> <td>Implements IEEE-754 single precision floating point subtract. Floating point SUB operation is only supported for global memory and not SLM.</td> </tr> <tr> <td>03h</td><td>AOP3_FCMPWR</td><td>new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary)</td><td>The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized). $\text{fcmpwr}(NaN,x,y) = NaN$ $\text{fcmpwr}(x, NaN,y) = NaN$ $\text{fcmpwr}(x,y, NaN) = NaN$</td> </tr> </tbody> </table>	Value	Name	Description	Programming Notes	01h	AOP2_FMAX	new_dst = fmax(old_dst, src0) (default binary opcode)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x,qNaN) = fmax(qNaN,x) = x$ $fmax(x,sNaN) = fmax(sNaN,x) = \text{quietize}(sNaN)$ $fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN,qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ Fmax with sNaN operand returns sNaN instead of quietize(sNaN)	02h	AOP2_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x,qNaN) = fmin(qNaN,x) = x$ $fmin(x,sNaN) = fmin(sNaN,x) = \text{quietize}(sNaN)$ $fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN,qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.	04h	AOP2_FADD	new_dst = Fadd(old_dst, src0)	Implements IEEE-754 single precision floating point add. Floating point ADD operation is only supported for global memory and not SLM.	05h	AOP2_FSUB	new_dst = Fsub(old_dst, src0)	Implements IEEE-754 single precision floating point subtract. Floating point SUB operation is only supported for global memory and not SLM.	03h	AOP3_FCMPWR
Value	Name	Description	Programming Notes																					
01h	AOP2_FMAX	new_dst = fmax(old_dst, src0) (default binary opcode)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x,qNaN) = fmax(qNaN,x) = x$ $fmax(x,sNaN) = fmax(sNaN,x) = \text{quietize}(sNaN)$ $fmax(sNaN,sNaN) = fmax(sNaN,qNaN) = fmax(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN,qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ Fmax with sNaN operand returns sNaN instead of quietize(sNaN)																					
02h	AOP2_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x,qNaN) = fmin(qNaN,x) = x$ $fmin(x,sNaN) = fmin(sNaN,x) = \text{quietize}(sNaN)$ $fmin(sNaN,sNaN) = fmin(sNaN,qNaN) = fmin(qNaN,sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN,qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.																					
04h	AOP2_FADD	new_dst = Fadd(old_dst, src0)	Implements IEEE-754 single precision floating point add. Floating point ADD operation is only supported for global memory and not SLM.																					
05h	AOP2_FSUB	new_dst = Fsub(old_dst, src0)	Implements IEEE-754 single precision floating point subtract. Floating point SUB operation is only supported for global memory and not SLM.																					
03h	AOP3_FCMPWR	new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary)	The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized). $\text{fcmpwr}(NaN,x,y) = NaN$ $\text{fcmpwr}(x, NaN,y) = NaN$ $\text{fcmpwr}(x,y, NaN) = NaN$																					

MDC_FOP - Atomic Float Operation Message Descriptor Control Field

		opcode)	
Others	Reserved	Ignored	
Programming Notes			
<p>Binary opcodes AOP2_FMAX, AOP2_FMIN, AOP2_FADD, AOP2_FSUB, AOP2_FADD_64b, and AOP2_FSUB_64b have one source data payload.</p> <p>Ternary opcode AOP3_FCMPWR has two source data payloads.</p>			

Atomic Float Ternary Operation Message Descriptor Control Field

MDC_FOP3 - Atomic Float Ternary Operation Message Descriptor Control Field															
DWord	Bit	Description													
0	2:0	Atomic Float Operation Type Specifies the atomic float ternary operation to be performed													
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>03h</td> <td>AOP_FCMPWR [Default]</td> <td>new_dst = (src0 == old_dst) ? src1 : old_dst</td> <td>The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized).fcmpwr(NaN,x,y) = NaNfcmpwr(x, NaN,y) = xfcmpwr(x,x, NaN) = NaN</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> <td></td> </tr> </tbody> </table>				Value	Name	Description	Programming Notes	03h	AOP_FCMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst	The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized).fcmpwr(NaN,x,y) = NaNfcmpwr(x, NaN,y) = xfcmpwr(x,x, NaN) = NaN	Others	Reserved	Ignored	
Value	Name	Description	Programming Notes												
03h	AOP_FCMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst	The fcmpwr operation performs the comparison using IEEE specification rules, and performs the store as a raw move (so SNaN is not quietized).fcmpwr(NaN,x,y) = NaNfcmpwr(x, NaN,y) = xfcmpwr(x,x, NaN) = NaN												
Others	Reserved	Ignored													
<p style="text-align: center;">Programming Notes</p> <p>When Return Data Control is set, old_dst is returned.</p>															

Atomic Half Float Binary Operation Message Descriptor Control Field

MDC_HFOP2 - Atomic Half Float Binary Operation Message Descriptor Control Field													
DWord	Bit	Description											
0	2:0	Atomic Float Operation Type Specifies the atomic float binary operation to be performed											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>01h</td> <td>AOP_FMAX [Default]</td> <td>new_dst = fmax(old_dst, src0)</td> <td> The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x, qNaN) = fmax(qNaN, x) = x$ $fmax(x, sNaN) = fmax(sNaN, x) = \text{quietize}(sNaN)$ $fmax(sNaN, sNaN) = fmax(sNaN, qNaN) = fmax(qNaN, sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN, qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ [] Fmax with sNaN operand returns sNaN instead of quietize(sNaN) </td> </tr> <tr> <td>02h</td> <td>AOP_FMIN</td> <td>new_dst = fmin(old_dst, src0)</td> <td> The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x, qNaN) = fmin(qNaN, x) = x$ $fmin(x, sNaN) = fmin(sNaN, x) = \text{quietize}(sNaN)$ $fmin(sNaN, sNaN) = fmin(sNaN, qNaN) = fmin(qNaN, sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN, qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ [] Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction. </td> </tr> </tbody> </table>	Value	Name	Description	Programming Notes	01h	AOP_FMAX [Default]	new_dst = fmax(old_dst, src0)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x, qNaN) = fmax(qNaN, x) = x$ $fmax(x, sNaN) = fmax(sNaN, x) = \text{quietize}(sNaN)$ $fmax(sNaN, sNaN) = fmax(sNaN, qNaN) = fmax(qNaN, sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN, qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ [] Fmax with sNaN operand returns sNaN instead of quietize(sNaN)	02h	AOP_FMIN	new_dst = fmin(old_dst, src0)
Value	Name	Description	Programming Notes										
01h	AOP_FMAX [Default]	new_dst = fmax(old_dst, src0)	The fmax operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmax(x, qNaN) = fmax(qNaN, x) = x$ $fmax(x, sNaN) = fmax(sNaN, x) = \text{quietize}(sNaN)$ $fmax(sNaN, sNaN) = fmax(sNaN, qNaN) = fmax(qNaN, sNaN) = \text{quietize}(sNaN)$ $fmax(qNaN, qNaN) = qNaN$ $fmax(-0, +0) = fmax(+0, -0) = +0$ [] Fmax with sNaN operand returns sNaN instead of quietize(sNaN)										
02h	AOP_FMIN	new_dst = fmin(old_dst, src0)	The fmin operation implements the IEEE specification, which differs slightly from the DX and OCL specifications when a source operand is a sNaN. $fmin(x, qNaN) = fmin(qNaN, x) = x$ $fmin(x, sNaN) = fmin(sNaN, x) = \text{quietize}(sNaN)$ $fmin(sNaN, sNaN) = fmin(sNaN, qNaN) = fmin(qNaN, sNaN) = \text{quietize}(sNaN)$ $fmin(qNaN, qNaN) = qNaN$ $fmin(+0, -0) = fmin(-0, +0) = -0$ [] Fmin with sNaN operand returns sNaN instead of quietize(sNaN) [] Fmin(+0,-0) returns +0. Should be -0, to match EU Fmin instruction.										



Atomic Integer Binary Operation Message Descriptor Control Field

MDC_AOP2 - Atomic Integer Binary Operation Message Descriptor Control Field																																									
Size (in bits):		4																																							
Default Value:		0x00000001																																							
DWord	Bit	Description																																							
0	3:0	Atomic Integer Operation Type Specifies the atomic integer binary operation to be performed <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>01h</td><td>AOP_AND [Default]</td><td>new_dst = old_dst AND src0</td></tr><tr><td>02h</td><td>AOP_OR</td><td>new_dst = old_dst src0</td></tr><tr><td>03h</td><td>AOP_XOR</td><td>new_dst = old_dst ^ src0</td></tr><tr><td>04h</td><td>AOP_MOV</td><td>new_dst = src0</td></tr><tr><td>07h</td><td>AOP_ADD</td><td>new_dst = old_dst + src0</td></tr><tr><td>08h</td><td>AOP_SUB</td><td>new_dst = old_dst - src0</td></tr><tr><td>09h</td><td>AOP_REVSUB</td><td>new_dst = src0 - old_dst</td></tr><tr><td>0Ah</td><td>AOP_IMAX</td><td>new_dst = imax(old_dst, src0)</td></tr><tr><td>0Bh</td><td>AOP_IMIN</td><td>new_dst = imin(old_dst, src0)</td></tr><tr><td>0Ch</td><td>AOP_UMAX</td><td>new_dst = umax(old_dst, src0)</td></tr><tr><td>0Dh</td><td>AOP_UMIN</td><td>new_dst = umin(old_dst, src0)</td></tr><tr><td>Others</td><td>Reserved</td><td>Ignored</td></tr></tbody></table>	Value	Name	Description	01h	AOP_AND [Default]	new_dst = old_dst AND src0	02h	AOP_OR	new_dst = old_dst src0	03h	AOP_XOR	new_dst = old_dst ^ src0	04h	AOP_MOV	new_dst = src0	07h	AOP_ADD	new_dst = old_dst + src0	08h	AOP_SUB	new_dst = old_dst - src0	09h	AOP_REVSUB	new_dst = src0 - old_dst	0Ah	AOP_IMAX	new_dst = imax(old_dst, src0)	0Bh	AOP_IMIN	new_dst = imin(old_dst, src0)	0Ch	AOP_UMAX	new_dst = umax(old_dst, src0)	0Dh	AOP_UMIN	new_dst = umin(old_dst, src0)	Others	Reserved	Ignored
Value	Name	Description																																							
01h	AOP_AND [Default]	new_dst = old_dst AND src0																																							
02h	AOP_OR	new_dst = old_dst src0																																							
03h	AOP_XOR	new_dst = old_dst ^ src0																																							
04h	AOP_MOV	new_dst = src0																																							
07h	AOP_ADD	new_dst = old_dst + src0																																							
08h	AOP_SUB	new_dst = old_dst - src0																																							
09h	AOP_REVSUB	new_dst = src0 - old_dst																																							
0Ah	AOP_IMAX	new_dst = imax(old_dst, src0)																																							
0Bh	AOP_IMIN	new_dst = imin(old_dst, src0)																																							
0Ch	AOP_UMAX	new_dst = umax(old_dst, src0)																																							
0Dh	AOP_UMIN	new_dst = umin(old_dst, src0)																																							
Others	Reserved	Ignored																																							
Programming Notes																																									
When Return Data Control is set, old_dst is returned.																																									

Atomic Integer Operation Message Descriptor Control Field

MDC_AOP - Atomic Integer Operation Message Descriptor Control Field																																															
DWord	Bit	Description																																													
0	3:0	<p>Atomic Integer Operation Type Specifies the atomic integer operation to be performed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>05h</td> <td>AOP1_INC</td> <td>new_dst = old_dst + 1 (default unary opcode)</td> </tr> <tr> <td>06h</td> <td>AOP1_DEC</td> <td>new_dst = old_dst - 1</td> </tr> <tr> <td>01h</td> <td>AOP2_AND</td> <td>new_dst = old_dst AND src0 (default binary opcode)</td> </tr> <tr> <td>02h</td> <td>AOP2_OR</td> <td>new_dst = old_dst src0</td> </tr> <tr> <td>03h</td> <td>AOP2_XOR</td> <td>new_dst = old_dst ^ src0</td> </tr> <tr> <td>04h</td> <td>AOP2_MOV</td> <td>new_dst = src0</td> </tr> <tr> <td>07h</td> <td>AOP2_ADD</td> <td>new_dst = old_dst + src0</td> </tr> <tr> <td>08h</td> <td>AOP2_SUB</td> <td>new_dst = old_dst - src0</td> </tr> <tr> <td>0Ah</td> <td>AOP2_IMAX</td> <td>new_dst = imax(old_dst, src0)</td> </tr> <tr> <td>0Bh</td> <td>AOP2_IMIN</td> <td>new_dst = imin(old_dst, src0)</td> </tr> <tr> <td>0Ch</td> <td>AOP2_UMAX</td> <td>new_dst = umax(old_dst, src0)</td> </tr> <tr> <td>0Dh</td> <td>AOP2_UMIN</td> <td>new_dst = umin(old_dst, src0)</td> </tr> <tr> <td>0Eh</td> <td>AOP3_CMPWR</td> <td>new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary opcode)</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>When Return Data Control is set, old_dst is returned.</p> <p>Unary Opcodes AOP1_* do not have a source data payload.</p> <p>Binary Opcodes AOP2_* have one source data payload.</p> <p>Ternary Opcodes AOP3_* have two source data payloads.</p>	Value	Name	Description	05h	AOP1_INC	new_dst = old_dst + 1 (default unary opcode)	06h	AOP1_DEC	new_dst = old_dst - 1	01h	AOP2_AND	new_dst = old_dst AND src0 (default binary opcode)	02h	AOP2_OR	new_dst = old_dst src0	03h	AOP2_XOR	new_dst = old_dst ^ src0	04h	AOP2_MOV	new_dst = src0	07h	AOP2_ADD	new_dst = old_dst + src0	08h	AOP2_SUB	new_dst = old_dst - src0	0Ah	AOP2_IMAX	new_dst = imax(old_dst, src0)	0Bh	AOP2_IMIN	new_dst = imin(old_dst, src0)	0Ch	AOP2_UMAX	new_dst = umax(old_dst, src0)	0Dh	AOP2_UMIN	new_dst = umin(old_dst, src0)	0Eh	AOP3_CMPWR	new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary opcode)	Others	Reserved	Ignored
Value	Name	Description																																													
05h	AOP1_INC	new_dst = old_dst + 1 (default unary opcode)																																													
06h	AOP1_DEC	new_dst = old_dst - 1																																													
01h	AOP2_AND	new_dst = old_dst AND src0 (default binary opcode)																																													
02h	AOP2_OR	new_dst = old_dst src0																																													
03h	AOP2_XOR	new_dst = old_dst ^ src0																																													
04h	AOP2_MOV	new_dst = src0																																													
07h	AOP2_ADD	new_dst = old_dst + src0																																													
08h	AOP2_SUB	new_dst = old_dst - src0																																													
0Ah	AOP2_IMAX	new_dst = imax(old_dst, src0)																																													
0Bh	AOP2_IMIN	new_dst = imin(old_dst, src0)																																													
0Ch	AOP2_UMAX	new_dst = umax(old_dst, src0)																																													
0Dh	AOP2_UMIN	new_dst = umin(old_dst, src0)																																													
0Eh	AOP3_CMPWR	new_dst = (src0 == old_dst) ? src1 : old_dst (default ternary opcode)																																													
Others	Reserved	Ignored																																													



Atomic Integer Ternary Operation Message Descriptor Control Field

MDC_AOP3 - Atomic Integer Ternary Operation Message Descriptor Control Field														
DWord	Bit	Description												
0	3:0	Atomic Integer Operation Type Specifies the atomic integer ternary operation to be performed <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>AOP_CMPWR_2W</td><td>$\text{new_dst} = (\text{src0_2W} == \text{old_dst_2W}) ? \text{src1_2W} : \text{old_dst_2W}$</td></tr><tr><td>0Eh</td><td>AOP_CMPWR [Default]</td><td>$\text{new_dst} = (\text{src0} == \text{old_dst}) ? \text{src1} : \text{old_dst}$</td></tr><tr><td>Others</td><td>Reserved</td><td>Ignored</td></tr></tbody></table> <p>Programming Notes</p> <p>When Return Data Control is set, old_dst is returned.</p>	Value	Name	Description	00h	AOP_CMPWR_2W	$\text{new_dst} = (\text{src0_2W} == \text{old_dst_2W}) ? \text{src1_2W} : \text{old_dst_2W}$	0Eh	AOP_CMPWR [Default]	$\text{new_dst} = (\text{src0} == \text{old_dst}) ? \text{src1} : \text{old_dst}$	Others	Reserved	Ignored
Value	Name	Description												
00h	AOP_CMPWR_2W	$\text{new_dst} = (\text{src0_2W} == \text{old_dst_2W}) ? \text{src1_2W} : \text{old_dst_2W}$												
0Eh	AOP_CMPWR [Default]	$\text{new_dst} = (\text{src0} == \text{old_dst}) ? \text{src1} : \text{old_dst}$												
Others	Reserved	Ignored												

Atomic Integer Unary Operation Message Descriptor Control Field

MDC_AOP1 - Atomic Integer Unary Operation Message Descriptor Control Field														
DWord	Bit	Description												
0	3:0	<p>Atomic Integer Operation Type Specifies the atomic integer unary operation to be performed</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>05h</td> <td>AOP_INC [Default]</td> <td>new_dst = old_dst + 1</td> </tr> <tr> <td>06h</td> <td>AOP_DEC</td> <td>new_dst = old_dst - 1</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>When Return Data Control is set, new_dst is returned by AOP_PREDEC and otherwise old_dst is returned.</p>	Value	Name	Description	05h	AOP_INC [Default]	new_dst = old_dst + 1	06h	AOP_DEC	new_dst = old_dst - 1	Others	Reserved	Ignored
Value	Name	Description												
05h	AOP_INC [Default]	new_dst = old_dst + 1												
06h	AOP_DEC	new_dst = old_dst - 1												
Others	Reserved	Ignored												

Audio Power State Format

Audio Power State Format			
DWord	Bit	Description	
0	1:0	Power State	
		Value	Name
		00b	D0
		01b,10b	Unsupported
		11b	D3 [Default]

AVC_MV_streamout_layout

AVC_MV_STREAMOUT_LAYOUT - AVC_MV_streamout_layout									
DWord	Bit	Description							
0	31:30	Refidx of FW MV for BLK0 Format: U2							
	29:16	FW MV Y for BLK0 Format: S13							
	15:14	BLK0 FWD MV Minor usage <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Not a minor</td></tr> <tr> <td>1</td><td>Minor L0</td></tr> <tr> <td>2</td><td>Minor L1</td></tr> </tbody> </table>	Value	Name	0	Not a minor	1	Minor L0	2
Value	Name								
0	Not a minor								
1	Minor L0								
2	Minor L1								
13:0	MV X for BLK0 Format: S13								
31:30	Refidx of FW MV for BLK1 Format: U2								
1	29:16	FW MV Y for BLK1 Format: S13							
	15:14	BLK1 FWD MV Minor usage <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Not a minor</td></tr> <tr> <td>1</td><td>Minor L0</td></tr> <tr> <td>2</td><td>Minor L1</td></tr> </tbody> </table>	Value	Name	0	Not a minor	1	Minor L0	2
Value	Name								
0	Not a minor								
1	Minor L0								
2	Minor L1								
13:0	MV X for BLK1 Format: S13								
31:30	Refidx of FW MV for BLK2 Format: U2								
29:16	FW MV Y for BLK2 Format: S13								
2	15:14	BLK2 FWD MV Minor usage							

AVC_MV_STREAMOUT_LAYOUT - AVC_MV_streamout_layout

		Value	Name
		0	Not a minor
		1	Minor L0
		2	Minor L1
13:0		MV X for BLK2	
		Format:	S13
3	31:30	Refidx of FW MV for BLK3	
	Format:	U2	
	29:16	FW MV Y for BLK3	
	Format:	S13	
	15:14	BLK3 FWD MV Minor usage	
		Value	Name
		0	Not a minor
		1	Minor L0
		2	Minor L1
13:0		MV X for BLK3	
		Format:	S13
4	31:30	Refidx of BW MV for BLK0	
	Format:	U2	
	29:16	BW MV Y for BLK0	
	Format:	S13	
	15:14	BLK0 FWD MV Minor usage	
		Value	Name
		0	Not a minor
		1	Minor L0
		2	Minor L1
13:0		MV X for BLK0	
		Format:	S13
5	31:30	Refidx of BW MV for BLK1	
	Format:	U2	
	29:16	BW MV Y for BLK1	
	Format:	S13	
	15:14	Reserved	
		Access:	RO
		Format:	MBZ

AVC_MV_STREAMOUT_LAYOUT - AVC_MV_streamout_layout

	13:0	MV X for BLK1
		Format: S13
6	31:30	Refidx of BW MV for BLK2
		Format: U2
	29:16	BW MV Y for BLK2
		Format: S13
	15:14	Reserved
		Access: RO
		Format: MBZ
	13:0	MV X for BLK2
		Format: S13
7	31:30	Refidx of BW MV for BLK3
		Format: U2
	29:16	BW MV Y for BLK3
		Format: S13
	15	Quarter Pixel BLK Magnitude Enable
		Format: Enable
		This field is set when all BLK have an MV magnitude of 1 or less.
	14	Current MB is intra
		When this bit is set to one, the MB is intra.
	13:0	MV X for BLK3
		Format: S13

AVC CABAC

AVC CABAC						
DWord	Bit	Description				
0	15	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.					
13:12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.					
10	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9	Motion Vector Delta SE Out-of-Bound Error This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.					
8	Reference Index SE Out-of-Bound Error This flag indicates inconsistent Reference Index SEs coded in the bit-stream.					
7	MacroBlock QpDelta Error This flag indicates out-of-bound MB QP delta SEs coded in the bit-stream.					
6	Motion Vector Delta SE Error This flag indicates out-of-bound motion vector delta SEs coded in the bit-stream.					
5	Reference Index SE Error This flag indicates out-of-bound Refidx SEs coded in the bit-stream.					
4	Residual Error This flag indicates out-of-bound absolute coefficient level SEs coded in the bit-stream.					
3	Slice end Error This flag indicates a pre-matured slice_end SE or inconsistent slice end on the last MB of a slice.					
2	Chroma Intra prediction Mode Error This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.					
1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.					

AVC CABAC

	0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.
--	---	--



AVC CAVLC

AVC CAVLC						
DWord	Bit	Description				
0	15	Total Zero out-of-bound Error This flag indicates the Total zero SE count exceed the max number of coeffs allowed in an intra16x16 AC block.				
	14	Coefficient level out-of-bound Error This flag indicates the coded coefficient level SEs in the bit-stream is out-of-bound.				
	13	RunBefore out-of-bound Error This flag indicates the coded RunBefore SE value is larger than the remaining zero block count.				
	12	Total coefficient Out-of-bound Error This flag indicates the coded total coeff SE count exceed the max number of coeffs allowed in an intra16x16 AC block.				
	11	Temporal Direction Motion Vector Out-of-Bound Error This flag indicates motion vectors calculated from Temporal Direct Motion Vector is larger than the allowed range specified by the AVC spec.				
10	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
9	Motion Vector Delta SE Out-of-Bound Error	This flag indicates inconsistent Motion Vector Delta SEs coded in the bit-stream.				
8	Reference Index SE Out-of-Bound Error	This flag indicates inconsistent Reference Index SEs coded in the bit-stream.				
7	RunBefore/TotalZero Error	This flag indicates one or more inconsistent RunBefore or TotalZero SEs coded in the bit-stream.				
6	Exponential Golomb Error	This flag indicates hardware detects more than 18 leadzero for skip and more than 19 for other SEs from the Exponential Golomb Logic				
5	Total Coeff SE Error	This flag indicates one or more inconsistent total coeff SEs coded in the bit-stream.				
4	Macroblock Coded Block Pattern Error	This flag indicates inconsistent CBP SEs coded in the bit-stream.				
3	Mbtype/submbtype Error	This flag indicates inconsistent MBtype/SubMBtype SEs coded in the bit-stream.				
2	Chroma Intra prediction Mode Error	This flag indicates inconsistent Chroma Intra prediction mode SEs coded in the bit-stream.				

AVC CAVLC		
	1	Luma Intra prediction Mode Error This flag indicates inconsistent luma Intra prediction mode SE coded in the bit-stream.
	0	MB Concealment Flag Each pulse from this flag indicates one MB is concealed by hardware.



AVP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD

AVP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD		
DWord	Bit	Description
0	31:0	Indirect Payload Data Size in bits Format: U32 Number of bits to be inserted. Not including those skipped bytes in the beginning.
1..2	63:0	Indirect Payload Base Address Format: SplitBaseAddress64ByteAligned 48-bit address of the indirect payload data in memory buffer. Programming Notes Payload must begin in a byte position, but the payload can be ended in a bit position.
3	31:0	Indirect Payload Base Address Format: MemoryAddressAttributes

AVP_REF_LIST_ENTRY_OLD

AVP_REF_LIST_ENTRY_OLD						
DWord	Bit	Description				
0	31:15	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
14:0	Reference Picture Frame ID[i] <table border="1"> <tr> <td>Format:</td> <td>U15</td> </tr> </table> <p>This array corresponding to the array Reference Picture Address (RefAddr[0-7]) defined in the AVP_PIPE_BUF_ADDR_STATE command.</p> <p>Frame ID is in decoding order (not display order).</p> <p>Frame ID is a unique number identifying a reference frame. It is 15-bit quantity and wraps around after $2^{15}-1$</p>	Format:	U15			
Format:	U15					



Barrier Data Payload

MDP_Barrier - Barrier Data Payload		
DWord	Bit	Description
0..1	63:0	Reserved Access: RO Format: MBZ
2	31:24	Number of Consumers Format: U8 Specifies the number of consumer threads in the barrier.
	23:16	Number of Producers Format: U8 Specifies the number of producer threads in the barrier. Restriction Number of Consumers must match Number of Producers when Barrier Type is Producer_Consumer. Number of Consumers must match Number of Producers
	15:14	Barrier Type Default Value: 0 Producer_Consumer Format: U2
	13:8	Reserved Access: RO Format: MBZ
	7:0	Named Barrier ID Default Value: 0 Single Barrier Specifies the named barrier number to use.
3..7	159:0	Reserved Access: RO Format: MBZ

BaseAddress4KByteAligned

BaseAddress4KByteAligned					
Size (in bits): 64					
Default Value: 0x00000000, 0x00000000					
Specifies a 64-bit (48-bit canonical) 4K-byte aligned memory base address.					
DWord	Bit	Description			
0..1	63:12	Base Address <table border="1"> <tr> <td>Format:</td><td>VIRTUAL_ADDR[63:12]</td></tr> </table>	Format:	VIRTUAL_ADDR[63:12]	
Format:	VIRTUAL_ADDR[63:12]				
11:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

Batch Buffer Stack Structure

BATCH_BUFFER_STACK_STRUCTURE - Batch Buffer Stack Structure				
DWord	Bit	Description		
0..5	191:0	<p>Batch Stack Entries</p> <table border="1"> <tr> <td>Format:</td> <td>BATCH_STACK_ENTRY[3]</td> </tr> </table> <p>Stack containing details of the batch buffers currently in execution. The top of stack is determined by the Batch Buffer Stack Pointer.</p>	Format:	BATCH_STACK_ENTRY[3]
Format:	BATCH_STACK_ENTRY[3]			

Batch Stack Entry

BATCH_STACK_ENTRY - Batch Stack Entry		
DWord	Bit	Description
0..1	63:62	Reserved
		Access:
		Format:
	61:60	Reserved
		Access:
		Format:
	59	POSH Start
		Exists If: //POCS
	58	POSH Enable
		Exists If: //RCS, POCS
This bit reflects the POSH Enable value programmed by the active MI_BATCH_BUFFER_START command.		
57	56	Address Space Indicator
		Format: U1
		This field reflects the effective address space indicator security level and may not be the same as the Address Space Indicator written using MI_BATCH_BUFFER_START.
	55:48	Reserved
		Access:
		Format:
	47:2	Batch Buffer Head Pointer
		Format: GraphicsAddress[47:2]
	1:0	Reserved
		Access:
		Format:



BCS Hardware-Detected Error Bit Definitions

BCS Hardware-Detected Error Bit Definitions							
DWord	Bit	Description					
0	15:12	Reserved Access: RO Format: MBZ					
	11	Reserved Access: RO Format: MBZ					
	10:3	Reserved Access: RO Format: MBZ					
	2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.					
	1	Reserved Access: RO Format: MBZ					
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none">Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).Defeatured MI Instruction Opcodes: <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td></td><td>Instruction Error detected</td></tr></tbody></table> Programming Notes This error indications cannot be cleared except by reset (i.e., it is a fatal error).	Value	Name	Description	1	
Value	Name	Description					
1		Instruction Error detected					

BINDING_TABLE_EDIT_ENTRY

BINDING_TABLE_EDIT_ENTRY						
DWord	Bit	Description				
0	31:24	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
23:16	Binding Table Index <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field specifies the index of binding table entry that will be updated.</p>	Format:	U8			
Format:	U8					
15:0	Surface State Pointer <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[21:6]RENDER_SURFACE_STATE</td> </tr> </table> <p>Surface State Pointer. This address points to a surface state block. This pointer is relative to the Surface State Base Address.</p>	Format:	SurfaceStateOffset[21:6]RENDER_SURFACE_STATE			
Format:	SurfaceStateOffset[21:6]RENDER_SURFACE_STATE					

BINDLESS_SHADER_RECORD

BINDLESS_SHADER_RECORD

Source: RenderCS
 Size (in bits): 64
 Default Value: 0x00000000, 0x00000000

Specifies state for a Bindless Shader Thread. It is accessed by the a Shader Record Entry from the Bindless Shader Record Table.

DWord	Bit	Description						
0..1	63:32	Reserved Format: MBZ						
	31:6	Kernel Start Pointer Format: InstructionBaseOffset[31:6] Specifies the 64-byte aligned address offset of the first instruction in Bindless Shader kernel. This pointer is relative to the Instruction Base Address. The full virtual address [31:6] for the kernel must be a valid address and [63:32] must be zero.						
	5	Reserved Format: MBZ						
	4	Bindless Shader Dispatch Mode Format: U1 Specifies the number of texels for texel shader and number of rays for ray tracing. In general, this field controls the SIMD width of bindless shader. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>SIMD16 [Default]</td> </tr> <tr> <td>1h</td> <td>SIMD8</td> </tr> </tbody> </table>	Value	Name	0h	SIMD16 [Default]	1h	SIMD8
Value	Name							
0h	SIMD16 [Default]							
1h	SIMD8							
	3	Reserved Format: MBZ						
	2:0	Offset to Local Arguments Format: U3 Offset in units of 8 bytes to the Local Arguments in this shader record. The address of the first local argument is &KSP + offset * 8. 8 DWs from this offset are pushed as a payload to the bindless shader.						

Bit Definition for Interrupt Control Registers - Media

Bit Definition for Interrupt Control Registers - Media						
DWord	Bit	Description				
0	31:12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	Wait on Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the context waiting on semaphore wait. Ring Buffer Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful.				
	10	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	9	Reserved				
	8	Context Switch Interrupt Set when a context switch has just occurred. Exelist Enable bit needs to be set for this interrupt to occur.				
	7	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	6	Timeout Counter Expired Set when the VCS timeout counter has reached the timeout thresh-hold value.				
	5	Reserved				
	4	MI_FLUSH_DW Notify Interrupt The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an interrupt. The Store QW associated with a fence is completed ahead of the interrupt.				
	3	Video Command Parser Error When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur. Page Table Error: Indicates a page table error. Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an instruction.				

Bit Definition for Interrupt Control Registers - Media

	2:1	Reserved	
		Access:	RO
		Format:	MBZ
	0	Video Command Parser User Interrupt	<p>This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.</p>

BLEND_STATE_ENTRY

BLEND_STATE_ENTRY													
DWord	Bit	Description											
0..1	63	<p>Logic Op Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Enables the LogicOp function of the Pixel Processing pipeline.</p> <p>Programming Notes</p> <p>Enabling LogicOp and Color Buffer Blending at the same time is UNDEFINED</p>	Format:	Enable									
Format:	Enable												
	62:59	<p>Logic Op Function</p> <table border="1"> <tr> <td>Format:</td> <td>3D.Logic_Op_Function</td> </tr> </table> <p>This field specifies the function to be performed (when enabled) in the Logic Op stage of the Pixel Processing pipeline. Note that the encoding of this field is one less than the corresponding "R2_" ROP code defined in WINGDI.H, and is a rather contorted mapping of the OpenGL LogicOp encodings. However, this field was defined such that, when the 4 bits are replicated to 8 bits, they coincide with the ROP codes used in the Blter. Note: if the Logic Op Function does not depend on "D", the dest buffer is not read.</p>	Format:	3D.Logic_Op_Function									
Format:	3D.Logic_Op_Function												
	58:37	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	36	<p>Pre-Blend Source Only Clamp Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field specifies whether the source(s) are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, only source0 and source 1, if dual source is enabled, are clamped prior to the blend to the range specified by Color Clamp Range.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disabled</td> <td>No clamping is performed prior to blending.</td> </tr> <tr> <td>1</td> <td>Enabled</td> <td>Only Source(s) are clamped prior to blend function. Other inputs to blend must be clamped according to the behavior specified for "pre-blend color clamp disable" in the pre-blend color clamping table.</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. When this bit is enabled Pre-Blend Color Clamp Enable must be disabled.</p>	Format:	Enable	Value	Name	Description	0	Disabled	No clamping is performed prior to blending.	1	Enabled	Only Source(s) are clamped prior to blend function. Other inputs to blend must be clamped according to the behavior specified for "pre-blend color clamp disable" in the pre-blend color clamping table.
Format:	Enable												
Value	Name	Description											
0	Disabled	No clamping is performed prior to blending.											
1	Enabled	Only Source(s) are clamped prior to blend function. Other inputs to blend must be clamped according to the behavior specified for "pre-blend color clamp disable" in the pre-blend color clamping table.											
	35:34	<p>Color Clamp Range</p> <p>Specifies the clamped range used in Pre-Blend and Post-Blend Color Clamp functions if one or both of those functions are enabled. Note that this range selection is shared between those</p>											

BLEND_STATE_ENTRY

		functions.															
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>COLORCLAMP_UNORM</td><td>Clamp Range [0,1]</td></tr> <tr> <td>1</td><td>COLORCLAMP_SNORM</td><td>Clamp Range [-1,1]</td></tr> <tr> <td>2</td><td>COLORCLAMP_RTFORMAT</td><td>Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format). Unsigned Floating-Point components are clamped to positive zero.</td></tr> <tr> <td>3</td><td>Reserved</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	Description	0	COLORCLAMP_UNORM	Clamp Range [0,1]	1	COLORCLAMP_SNORM	Clamp Range [-1,1]	2	COLORCLAMP_RTFORMAT	Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format). Unsigned Floating-Point components are clamped to positive zero.	3	Reserved	Reserved
Value	Name	Description															
0	COLORCLAMP_UNORM	Clamp Range [0,1]															
1	COLORCLAMP_SNORM	Clamp Range [-1,1]															
2	COLORCLAMP_RTFORMAT	Clamp to the range of the RT surface format (Note: The Alpha component is clamped to FLOAT16 for R11G11B10_FLOAT format). Unsigned Floating-Point components are clamped to positive zero.															
3	Reserved	Reserved															
		<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="2">See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of Blending and Pre-Blend Color Clamp.</td></tr> </tbody> </table>	Programming Notes		See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of Blending and Pre-Blend Color Clamp.												
Programming Notes																	
See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of Blending and Pre-Blend Color Clamp.																	
33	Pre-Blend Color Clamp Enable	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2">This field specifies whether the source, destination and constant color channels are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.</td></tr> </table>	Format:	Enable	This field specifies whether the source, destination and constant color channels are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.												
Format:	Enable																
This field specifies whether the source, destination and constant color channels are clamped prior to blending, regardless of whether blending is enabled. If DISABLED, no clamping is performed prior to blending. If ENABLED, all inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.																	
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Disabled</td><td>No clamping is performed prior to blending.</td></tr> <tr> <td>1</td><td>Enabled</td><td>All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.</td></tr> </tbody> </table>	Value	Name	Description	0	Disabled	No clamping is performed prior to blending.	1	Enabled	All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.						
Value	Name	Description															
0	Disabled	No clamping is performed prior to blending.															
1	Enabled	All inputs to the blend function are clamped prior to the blend to the range specified by Color Clamp Range.															
		<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="2">See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.</td></tr> </tbody> </table>	Programming Notes		See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.												
Programming Notes																	
See table in Pre-Blending Color Clamp subsection for programming restrictions as a function of RT format. This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. The device will automatically clamp source color channels to the respective RT surface range.																	
32	Post-Blend Color Clamp Enable	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2">Regardless of whether this clamping is enabled, the blending output channels will be clamped to the RT surface format just prior to being written.</td></tr> </table>	Format:	Enable	Regardless of whether this clamping is enabled, the blending output channels will be clamped to the RT surface format just prior to being written.												
Format:	Enable																
Regardless of whether this clamping is enabled, the blending output channels will be clamped to the RT surface format just prior to being written.																	
		<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="2">This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. Post Blend Clamp Enable must be programmed identical to Pre Blend Clamp Enable. The device will automatically clamp source color channels to the respective RT surface range. When this bit is enabled Pre-Blend Source Only Clamp Enable must be disabled.</td></tr> </tbody> </table>	Programming Notes		This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. Post Blend Clamp Enable must be programmed identical to Pre Blend Clamp Enable. The device will automatically clamp source color channels to the respective RT surface range. When this bit is enabled Pre-Blend Source Only Clamp Enable must be disabled.												
Programming Notes																	
This field is ignored (treated as DISABLED) for UINT and SINT RT surface formats. Blending is not supported for those RT surface formats. Post Blend Clamp Enable must be programmed identical to Pre Blend Clamp Enable. The device will automatically clamp source color channels to the respective RT surface range. When this bit is enabled Pre-Blend Source Only Clamp Enable must be disabled.																	

BLEND_STATE_ENTRY

	31	Color Buffer Blend Enable				
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Enables the ColorBufferBlending (nee "alpha blending") function of the Pixel Processing Pipeline for this render target.</p>	Format:	Enable		
Format:	Enable					
		Programming Notes				
		Enabling LogicOp and ColorBufferBlending at the same time is UNDEFINED				
	30:26	Source Blend Factor				
		<table border="1"> <tr> <td>Format:</td><td>3D_Color_Buffer_Blast_Factor</td></tr> </table> <p>Controls the "source factor" in the ColorBufferBlending function. Refer to Source Alpha Blend Factor for encodings.</p>	Format:	3D_Color_Buffer_Blast_Factor		
Format:	3D_Color_Buffer_Blast_Factor					
	25:21	Destination Blend Factor				
		<table border="1"> <tr> <td>Format:</td><td>3D_Color_Buffer_Blast_Factor</td></tr> </table> <p>Controls the "destination factor" in the ColorBufferBlending function. Refer to Source Alpha Blend Factor for encodings.</p>	Format:	3D_Color_Buffer_Blast_Factor		
Format:	3D_Color_Buffer_Blast_Factor					
	20:18	Color Blend Function				
		<table border="1"> <tr> <td>Format:</td><td>3D_Color_Buffer_Blast_Function</td></tr> </table> <p>This field specifies the function used to combine the color components in the ColorBufferBlending function of the Pixel Processing Pipeline. If Independent Alpha Blend Enable is disabled, this field will also control the blending of the alpha components in the ColorBufferBlending function.</p>	Format:	3D_Color_Buffer_Blast_Function		
Format:	3D_Color_Buffer_Blast_Function					
	17:13	Source Alpha Blend Factor				
		<table border="1"> <tr> <td>Format:</td><td>3D_Color_Buffer_Blast_Factor</td></tr> </table> <p>Controls the "source factor" in alpha Color Buffer Blending stage. Note: For the source/destination alpha blend factors, the encodings indicating "COLOR" are the same as the encodings indicating "ALPHA", as the alpha component of the color is selected.</p>	Format:	3D_Color_Buffer_Blast_Factor		
Format:	3D_Color_Buffer_Blast_Factor					
	12:8	Destination Alpha Blend Factor				
		<table border="1"> <tr> <td>Format:</td><td>3D_Color_Buffer_Blast_Factor</td></tr> </table> <p>Controls the "destination factor" in alpha Color Buffer Blending stage. Refer to Source Alpha Blend Factor for encodings.</p>	Format:	3D_Color_Buffer_Blast_Factor		
Format:	3D_Color_Buffer_Blast_Factor					
	7:5	Alpha Blend Function				
		<table border="1"> <tr> <td>Format:</td><td>3D_Color_Buffer_Blast_Function</td></tr> </table> <p>This field specifies the function used to combine the alpha components in the Color Buffer blend stage of the Pixel Pipeline when the IndependentAlphaBlend state is enabled.</p>	Format:	3D_Color_Buffer_Blast_Function		
Format:	3D_Color_Buffer_Blast_Function					
	4	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	3	Write Disable Alpha				
		<table border="1"> <tr> <td>Format:</td><td>Disable</td></tr> </table> <p>This field controls the writing of the alpha component into the Render Target.</p>	Format:	Disable		
Format:	Disable					

BLEND_STATE_ENTRY

		Value	Name	Description
		0b	Enabled	Alpha component can be overwritten
		1b	Disabled	Writes to the color buffer will not modify Alpha.
Programming Notes				
For YUV surfaces, this field must be set to 0B (enabled).				
2	Write Disable Red	Format: <input type="text" value="Disable"/> This field controls the writing of the red component into the Render Target.		
		Value	Name	Description
		0b	Enabled	Red component can be overwritten
		1b	Disabled	Writes to the color buffer will not modify Red.
Programming Notes				
For YUV surfaces, this field must be set to 0B (enabled).				
1	Write Disable Green	Format: <input type="text" value="Disable"/> This field controls the writing of the green component into the Render Target.		
		Value	Name	Description
		0b	Enabled	Green component can be overwritten
		1b	Disabled	Writes to the color buffer will not modify Green.
Programming Notes				
For YUV surfaces, this field must be set to 0B (enabled).				
0	Write Disable Blue	Format: <input type="text" value="Disable"/> This field controls the writing of the Blue component into the Render Target.		
		Value	Name	Description
		0b	Enabled	Blue component can be overwritten
		1b	Disabled	Writes to the color buffer will not modify Blue.
Programming Notes				
For YUV surfaces, this field must be set to 0B (enabled).				

BLEND_STATE

BLEND_STATE				
DWord	Bit	Description		
0	31	<p>Alpha To Coverage Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, Source0 Alpha is converted to a temporary 1/2/4-bit coverage mask and the mask bit corresponding to the sample# ANDed with the sample mask bit. If set, sample coverage is computed based on src0 alpha value. Value of 0 disables all samples and value of 1 enables all samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. The field is applied to all the RTs in MRT case.</p>	Format:	Enable
Format:	Enable			
	30	<p>Independent Alpha Blend Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When enabled, the other fields in this instruction control the combination of the alpha components in the Color Buffer Blend stage. When disabled, the alpha components are combined in the same fashion as the color components. The field is applied to all the RTs in MRT case.</p>	Format:	Enable
Format:	Enable			
	29	<p>Alpha To One Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, Source0 Alpha is set to 1.0f after (possibly) being used to generate the AlphaToCoverage coverage mask. If Dual Source Blending is enabled, this bit must be disabled. The field is applied to all the RTs in MRT case.</p>	Format:	Enable
Format:	Enable			
	28	<p>Alpha To Coverage Dither Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, sample coverage is computed based on src0 alpha value and it modulates the sample coverage based on screen coordinates. Value of 0 disables all samples and value of 1 enables all samples for that pixel. The same coverage needs to apply to all the RTs in MRT case. Further, any value of src0 alpha between 0 and 1 monotonically increases the number of enabled pixels. If AlphaToCoverage is disabled, AlphaToCoverage Dither does not have any impact. The field is applied to all the RTs in MRT case.</p>	Format:	Enable
Format:	Enable			

BLEND_STATE

	27	Alpha Test Enable				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enables the AlphaTest function of the Pixel Processing pipeline. The field is applied to all the RTs in MRT case.</p>	Format:	Enable		
Format:	Enable					
		Programming Notes				
		<p>Alpha Test can only be enabled if Pixel Shader outputs a float alpha value. Alpha Test is applied independently on each render target by comparing that render target's alpha value against the alpha reference value. If the alpha test fails, the corresponding pixel write will be suppressed only for that render target. The depth/stencil update will occur if alpha test passes for any render target.</p>				
	26:24	Alpha Test Function				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">3D_Compare_Function</td> </tr> </table> <p>This field specifies the comparison function used in the AlphaTest function. The field is applied to all the RTs in MRT case.</p>	Format:	3D_Compare_Function		
Format:	3D_Compare_Function					
	23	Color Dither Enable				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table> <p>Enables dithering of colors (including any alpha component) before they are written to the Color Buffer. The field is applied to all the RTs in MRT case.</p>	Format:	Enable		
Format:	Enable					
		Programming Notes				
		<p>For YUV render target formats, this field must be programmed to 0.</p>				
	22:21	X Dither Offset				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U2</td> </tr> </table> <p>Specifies offset to apply to pixel X coordinate LSBs when accessing dither table. The field is applied to all the RTs in MRT case.</p>	Format:	U2		
Format:	U2					
	20:19	Y Dither Offset				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U2</td> </tr> </table> <p>Specifies offset to apply to pixel Y coordinate LSBs when accessing dither table. The field is applied to all the RTs in MRT case.</p>	Format:	U2		
Format:	U2					
	18:0	Reserved				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
1..16	511:0	Entry				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">BLEND_STATE_ENTRY[8]</td> </tr> </table>	Format:	BLEND_STATE_ENTRY[8]		
Format:	BLEND_STATE_ENTRY[8]					

Blitter Interrupt Vector

BLITTER_INTR_VEC - Blitter Interrupt Vector						
DWord	Bit	Description				
0	15	<p>Catastrophic Error This interrupt signals that a unrecoverable error (for e.g encountered fault when accessing a page mapped in Global GTT) during the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context</p>				
	14:12	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	BCS Wait On Semaphore				
	10	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	9	CS TR Invalid Tile Detection				
	8	BCS Context Switch Interrupt				
	7	<p>Legacy Context Per Process Page Fault Interrupt Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy context PPGTT Page Fault.</p>				
	6	BCS Watchdog Counter Expired				
	5	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	4	BCS MI Flush DW Notify				
	3	BCS Error Interrupt				
	2:1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	0	BCS MI User Interrupt				

BLOCK Address Payload

ABLOCK_PAYLOAD - BLOCK Address Payload						
DWord	Bit	Description				
0	511:96	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
95:64	Pitch <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>Specifies the pitch between each SIMT lane address offset.</p>	Format:	U32			
Format:	U32					
63:0	Start Address <table border="1"> <tr> <td>Format:</td><td>U64</td></tr> </table> <p>Specifies the first address offset for SIMT lanes 0..31</p> <p>Programming Notes</p> <p>For A16 and A32 address sizes, the lower bits are used and the upper bits are ignored.</p>	Format:	U64			
Format:	U64					

Block Dimensions Message Header Control

MHC_BDIM - Block Dimensions Message Header Control																	
DWord	Bit	Description															
0	31:22	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	21:20	Block Height Height in rows of block being accessed. Range = [0,3] representing 1 to 8 rows. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>H1</td> <td>Block height = 1 row</td> </tr> <tr> <td>1h</td> <td>H2</td> <td>Block height = 2 rows</td> </tr> <tr> <td>2h</td> <td>H4</td> <td>Block height = 4 rows</td> </tr> <tr> <td>03h</td> <td>H8</td> <td>Block height = 8 rows</td> </tr> </tbody> </table>	Value	Name	Description	0h	H1	Block height = 1 row	1h	H2	Block height = 2 rows	2h	H4	Block height = 4 rows	03h	H8	Block height = 8 rows
Value	Name	Description															
0h	H1	Block height = 1 row															
1h	H2	Block height = 2 rows															
2h	H4	Block height = 4 rows															
03h	H8	Block height = 8 rows															
	19:2	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	1:0	Block Width Width in Dwords of block being accessed. Range = [0,3] representing 1 to 8 Dwords. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>W1</td> <td>Block width = 1 Dword</td> </tr> <tr> <td>1h</td> <td>W2</td> <td>Block width = 2 Dwords</td> </tr> <tr> <td>2h</td> <td>W4</td> <td>Block width = 4 Dwords</td> </tr> <tr> <td>03h</td> <td>W8</td> <td>Block width = 8 Dwords</td> </tr> </tbody> </table>	Value	Name	Description	0h	W1	Block width = 1 Dword	1h	W2	Block width = 2 Dwords	2h	W4	Block width = 4 Dwords	03h	W8	Block width = 8 Dwords
Value	Name	Description															
0h	W1	Block width = 1 Dword															
1h	W2	Block width = 2 Dwords															
2h	W4	Block width = 4 Dwords															
03h	W8	Block width = 8 Dwords															

Block Message Header

MH_BTS_GO - Block Message Header			
DWord	Bit	Description	
0..1	63:0	Reserved	
		Access:	RO
		Format:	MBZ
2	31:0	Global Offset	
		Format:	U32
		Specifies the global element index into the buffer, in units of Hwords, Owords, Dwords, or Bytes (depending on the message).	
		Programming Notes	
		The Global Offset for the Aligned Block operations is specified as a Dword-aligned byte offset (offset bits [1:0] = 0), Oword-aligned byte offset (offset bits [3:0]=0), or Hword-aligned byte offset (offset bits [4:0]=0).	
		If the address offset calculated with the Global Offset is greater than the Surface Size, then the access is Out-of-Bounds.	
3..7	159:0	Reserved	
		Access:	RO
		Format:	MBZ

BR00 - BLT Opcode and Control

BR00 - BLT Opcode and Control										
DWord	Bit	Description								
0	31	<p>BLT Engine Busy</p> <p>This bit indicates whether the BLT Engine is busy (1) or idle (0). This bit is replicated in the SETUP BLT Opcode and Control register.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Idle [Default]</td> </tr> <tr> <td>1</td> <td>Busy</td> </tr> </tbody> </table>	Value	Name	0	Idle [Default]	1	Busy		
Value	Name									
0	Idle [Default]									
1	Busy									
	30	<p>Setup Instruction Instruction</p> <table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> </table> <p>The current instruction performs clipping (1).</p>	Default Value:	0						
Default Value:	0									
	29	<p>Setup Monochrome Pattern</p> <p>This bit is decoded from the Setup instruction opcode to identify whether a color (0) or monochrome (1) pattern is used with the SCANLINE_BLT instruction.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Color [Default]</td> </tr> <tr> <td>1</td> <td>Monochrome</td> </tr> </tbody> </table>	Value	Name	0	Color [Default]	1	Monochrome		
Value	Name									
0	Color [Default]									
1	Monochrome									
	28:22	<p>Instruction Target (Opcode)</p> <table border="1"> <tr> <td>Default Value:</td> <td>0000000b</td> </tr> </table> <p>This is the contents of the Instruction Target field from the last BLT instruction. This field is used by the BLT Engine state machine to identify the BLT instruction it is to perform. The opcode specifies whether the source and pattern operands are color or monochrome.</p>	Default Value:	0000000b						
Default Value:	0000000b									
	21:20	<p>32bpp Byte Mask</p> <p>This field is only used for 32bpp.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>[Default]</td> </tr> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name									
00b	[Default]									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
	19:17	<p>Monochrome Source Start</p> <table border="1"> <tr> <td>Default Value:</td> <td>000b</td> </tr> </table> <p>This field indicates the starting monochrome pixel bit position within a byte per scan line of the source operand. The monochrome source is word aligned which means that at the end of the scan line all bits should be discarded until the next word boundary.</p>	Default Value:	000b						
Default Value:	000b									
	16	<p>Bit/Byte Packed</p> <p>Byte packed is for the NT driver.</p>								

BR00 - BLT Opcode and Control

		Value	Name	
		0b	Bit [Default]	
		1b	Byte	
15	Src Tiling Enable			
		Value	Name	
		0b	Tiling Disabled (Linear) [Default]	
		1b	Tiling enabled: Tile-X or Tile-Y	
14:12	Horizontal Pattern Seed			
		Default Value:	0b	
		This field indicates the pattern pixel position which corresponds to X = 0.		
11	Dest Tiling Enable			
		When set to '1', this means that Blitter is executing in Tiled mode. If '0' it means that Blitter is in Linear mode. Pre-Dev Blitter never executes in Tiled-Y mode, DevGT+ Blitter supports both Tile-X and Tile-Y modes. On reset, this bit will be '0'. This definition applies to only X, Y Blits.		
		Value	Name	
		0b	Tiling Disabled (Linear blit) [Default]	
		1b	Tiling enabled: Tile-X or Tile-Y	
10:8	Transparency Range Mode			
		These bits control whether or not the byte(s) at the destination corresponding to a given pixel will be conditionally written, and what those conditions are. This feature can make it possible to perform various masking functions in order to selectively write or preserve graphics data already at the destination.		
		Value	Name	Description
		xx0b	[Default]	No color transparency mode enabled. This causes normal operation with regard to writing data to the destination.
		001b		[Source color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the source pixels. The range comparisons are done on each component (R, G, B) and then logically ANDed. If the source pixel components are not within the range defined by the Transparency Color registers, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.
		011b		[Source and Alpha color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the source pixels. The range comparisons are done on each component (A, R, G, B) and then logically ANDed. If the source pixel components are not within the range defined by the Transparency Color registers, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation."

BR00 - BLT Opcode and Control

		101b		[Destination and Alpha color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the destination pixels. The range comparisons are done on each component (A, R, G, B) and then logically ANDed. If the destination pixels are within the range, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.		
		111b		[Destination color transparency] The Transparency Color Low: (Pixel Greater or Equal) (source background register) and the Transparency Color High: (Pixel Less or Equal) (source foreground register) are compared to the destination pixels. The range comparisons are done on each component (R, G, B) and then logically ANDed. If the destination pixels are within the range, then the byte(s) at the destination corresponding to the current pixel are written with the result of the bit-wise operation.		
	7:5	Pattern Vertical Seed		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px; text-align: right;">000b</td> </tr> </table> <p>This field specifies the pattern scan line which corresponds to Y=0.</p>	Default Value:	000b
Default Value:	000b					
	4	Destination Read Modify Write		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px; text-align: right;">0b</td> </tr> </table> <p>This bit is decoded from the last instruction's opcode field and Destination Transparency Mode to identify whether a Destination read is needed.</p>	Default Value:	0b
Default Value:	0b					
	3	Color Source		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px; text-align: right;">0b</td> </tr> </table> <p>This bit is decoded from the last instructions opcode field to identify whether a color (1) source is used.</p>	Default Value:	0b
Default Value:	0b					
	2	Monochrome Source		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px; text-align: right;">0b</td> </tr> </table> <p>This bit is decoded from the last instructions opcode field to identify whether a monochrome (1) source is used.</p>	Default Value:	0b
Default Value:	0b					
	1	Color Pattern		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px; text-align: right;">0b</td> </tr> </table> <p>This bit is decoded from the last instructions opcode field to identify whether a color (1) pattern is used.</p>	Default Value:	0b
Default Value:	0b					
	0	Monochrome Pattern		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Default Value:</td> <td style="padding: 2px; text-align: right;">0b</td> </tr> </table> <p>This bit is decoded from the last instructions opcode field to identify whether a monochrome (1) pattern is used.</p>	Default Value:	0b
Default Value:	0b					



BR1 - Setup BLT Raster OP, Control, and Destination Offset

BR01 - Setup BLT Raster OP, Control, and Destination Offset											
DWord	Bit	Description									
0	31	Solid Pattern Select This bit applies only when the pattern data is monochrome. This bit determines whether or not the BLT Engine actually performs read operations from the frame buffer in order to load the pattern data. Use of this feature to prevent these read operations can increase BLT Engine performance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>[Default]</td><td>This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.</td></tr><tr><td>1b</td><td></td><td>The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.</td></tr></tbody></table>	Value	Name	Description	0b	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.	1b		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.
Value	Name	Description									
0b	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.									
1b		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.									
	30	Clipping Enabled <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>[Default]</td></tr><tr><td>1b</td><td></td></tr></tbody></table>	Value	Name	0b	[Default]	1b				
Value	Name										
0b	[Default]										
1b											
	29	Monochrome Source Transparency Mode This bit applies only when the source data is in monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the source data also corresponds will actually be written if that source data bit has the value of 0. This feature can make it possible to use the source as a transparency mask. The BLT Engine is configured to accept either monochrome or color source data via the opcode field. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>[Default]</td><td>This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td></tr><tr><td>1b</td><td></td><td>Wherever a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.</td></tr></tbody></table>	Value	Name	Description	0b	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1b		Wherever a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.
Value	Name	Description									
0b	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.									
1b		Wherever a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.									

BR01 - Setup BLT Raster OP, Control, and Destination Offset

	28	<p>Monochrome Pattern Transparency Mode</p> <p>This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td>[Default]</td><td>This causes normal operation with regard to the use of the pattern data. Wherever a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td></tr> <tr> <td>1b</td><td></td><td>Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.</td></tr> </tbody> </table>	Value	Name	Description	0b	[Default]	This causes normal operation with regard to the use of the pattern data. Wherever a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1b		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.	
Value	Name	Description										
0b	[Default]	This causes normal operation with regard to the use of the pattern data. Wherever a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.										
1b		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.										
	27:26	<p>32bpp Byte Mask</p> <p>This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>[Default]</td></tr> <tr> <td>1xb</td><td>Write Alpha Channel</td></tr> <tr> <td>x1b</td><td>Write RGB Channel</td></tr> </tbody> </table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel		
Value	Name											
00b	[Default]											
1xb	Write Alpha Channel											
x1b	Write RGB Channel											
	25:24	<p>Color Depth</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>8 Bit Color Depth [Default]</td></tr> <tr> <td>01b</td><td>16 Bit Color Depth</td></tr> <tr> <td>10b</td><td>Alternate 16 Bit Color Depth</td></tr> <tr> <td>11b</td><td>32 Bit Color Depth</td></tr> </tbody> </table>	Value	Name	00b	8 Bit Color Depth [Default]	01b	16 Bit Color Depth	10b	Alternate 16 Bit Color Depth	11b	32 Bit Color Depth
Value	Name											
00b	8 Bit Color Depth [Default]											
01b	16 Bit Color Depth											
10b	Alternate 16 Bit Color Depth											
11b	32 Bit Color Depth											
	23:16	<p>Raster Operation Select</p> <p>These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.</p>										
	15:0	<p>Destination Pitch (Offset)</p> <p>For non-XY Blits, the signed 16bit field allows for specifying up to + 32Kbytes signed pitches in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Destination will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Destination will be 128Byte aligned and should be programmable up to + 128Kbytes. In this case, this 16bit signed pitch field is used to specify up to + 32KDWords. For X, Y blits with nontiled surfaces (linear surfaces), this 16bit field can be programmed to byte</p>										

BR01 - Setup BLT Raster OP, Control, and Destination Offset

		specification of up to + 32Kbytes (same as before). These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.
--	--	---

BR05 - Setup Expansion Background Color

BR05 - Setup Expansion Background Color		
DWord	Bit	Description
0	31:0	<p>Setup Expansion Background Color Bits</p> <p>These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. BR05 is also used as the solid pattern for the PIXEL_BLT instruction. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.</p>



BR06 - Setup Expansion Foreground Color

BR06 - Setup Expansion Foreground Color		
DWord	Bit	Description
0	31:0	Setup Expansion Foreground Color Bits These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern or source data for either the SCANLINE_BLT or TEXT_BLT instructions. Whether one, two, or three bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.

BR07 - Setup Blit Color Pattern Address Lower Order Address bits

BR07 - Setup Blit Color Pattern Address Lower Order Address bits						
DWord	Bit	Description				
0	31:6	<p>Setup Blit Color Pattern Address</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Lower 32bits of the 48bit addressing.</p> <p>These 26 bits specify the starting address of the (8X8) pixel color pattern from the SETUP_BLT instruction. This register works identically to the Pattern Address register (BR15), but this version is only used with the SCANLINE_BLT instruction execution (the actual programming for this, is done in XY_SETUP_BLT command). The pattern data must be located in linear memory.</p> <p>The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth. The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns require 8 bytes and is supplied through the instruction. Color patterns of 8, 16, and 32 bits per pixel color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively.</p> <p>The Pattern Base Address programmed, must always be Cache Line (64byte) aligned.</p>	Format:	GraphicsAddress[31:6]		
Format:	GraphicsAddress[31:6]					
	5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



BR09 - Destination Address Lower Order Address Bits

BR09 - Destination Address Lower Order Address Bits		
DWord	Bit	Description
0	31:0	Destination Address Bits Format: GraphicsAddress[31:0] When tiling is enabled for XY-blits, this base address should be limited to 4KB. When tiling is disabled for XY-blits, this base address should be CL (64byte) aligned. These lower 32bits of the 48bit address, which specify the starting pixel address of the destination data. This register is also the working destination address register for the lower 32bits of the address, and changes as the BLT Engine performs the accesses. Used as the scan line address (Destination Y Address and Destination Y1 Address) for BLT instructions: PIXEL_BLT, SCANLINE_BLT, and TEXT_BLT. In this case the address points to the first pixel in a scan line and is compared with the ClipRect Y1 and Y2 address registers to determine whether the scan line should be written or not. The Destination Y1 address is the top scan line to be written for text. Note that for non-XY blits (COLOR_BLT, SRC_COPY_BLT), this address points to the first byte to be written. Note: Some instructions affect only one scan line (requiring only one coordinate); other instructions affect multiple scan lines and need both coordinates.

BR11 - BLT Source Pitch (Offset)

BR11 - BLT Source Pitch (Offset)		
DWord	Bit	Description
0	31:16	Reserved
	15:0	<p>Source Pitch (Offset)</p> <p>For non-XY Blits with color source operand (SRC_COPY_BLT), the signed 16bit field allows for specifying upto + 32Kbytes signed pitch in bytes (same as before). For X, Y Blits with tiled-X surfaces, the pitch for Color Source will be 512Byte aligned and should be programmable upto + 128Kbytes. For X, Y Blits with tiled-Y surfaces, the pitch for Color Source will be 128Byte aligned and should be programmable upto + 128Kbytes. In this case, this 16bit signed pitch field is used to specify upto + 32KDWords. For X, Y blits with nontiled color source surfaces (linear surfaces), this 16bit field can be programmed to byte specification of upto + 32Kbytes (same as before). When the color source data is located within the frame buffer or AGP aperture, these signed 16 bits store the memory address offset (pitch) value by which the source address originally specified in the Source Address Register is incremented or decremented as each scan line's worth of source data is read from the frame buffer by the BLT Engine, so that the source address will point to the next memory address from which the next scan line's worth of source data is to be read. Note that if the intended source of a BLT operation is within on-screen frame buffer memory, this offset is normally set to accommodate the fact that each subsequent scan line's worth of source data lines up vertically with the source data in the scan line, above. However, if the intended source of a BLT operation is within off-screen memory, this offset can be set to accommodate a situation in which the source data exists as a single contiguous block of bytes where in each subsequent scan line's worth of source data is stored at a location immediately after the location where the source data for the last scan line ended.</p>

BR12 - Source Address Lower order Address bits

BR12 - Source Address Lower order Address bits				
DWord	Bit	Description		
0	31:0	<p>Source Address Bits</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> <p>Lower 32bits of the 48bit addressing. When tiling is enabled for XY-blits with Color source surfaces, this base address should be aligned to 4KB. When tiling is disabled for XY-blits, this base address should be CL (64byte) aligned. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read. These lower 32bits of the 48bit address, specify the starting pixel address of the color source data. The lower 3 bits are used to indicate the position of the first valid byte within the first Quadword of the source data. If this Source happens to be a Monosource surface, then this Monosource Base Address programmed, must always be Cache Line (64byte) aligned.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			

BR13 - BLT Raster OP, Control, and Destination Pitch

BR13 - BLT Raster OP, Control, and Destination Pitch											
DWord	Bit	Description									
0	31	<p>Solid Pattern Select</p> <p>This bit applies only when the pattern data is monochrome. This bit determines whether or not the BLT Engine actually performs read operations from the frame buffer in order to load the pattern data. Use of this feature to prevent these read operations can increase BLT Engine performance, if use of the pattern data is indeed not necessary. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.</td> </tr> <tr> <td>1</td> <td></td> <td>The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.	1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.
Value	Name	Description									
0	[Default]	This causes normal operation with regard to the use of the pattern data. The BLT Engine proceeds with the process of reading the pattern data, and the pattern data is used as the pattern operand for all bit-wise operations.									
1		The BLT Engine forgoes the process of reading the pattern data, the presumption is made that all of the bits of the pattern data are set to 0, and the pattern operand for all bit-wise operations is forced to the background color specified in the Color Expansion Background Color Register.									
30	Clipping Enabled	<p>Default Value:</p> <table border="1"> <tr> <td>0</td> </tr> </table>	0								
0											
29	<p>Monochrome Source Transparency Mode</p> <p>This bit applies only when the source data is in monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the source data also corresponds will actually be written if that source data bit has the value of 0. This feature can make it possible to use the source as a transparency mask. The BLT Engine is configured to accept either monochrome or color source data via the opcode field.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td> </tr> <tr> <td>1</td> <td></td> <td>Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.	
Value	Name	Description									
0	[Default]	This causes normal operation with regard to the use of the source data. Wherever a bit in the source data has the value of 0, the color specified in the background color register is used as the source operand in the bit-wise operation for the pixel corresponding to the source data bit, and the bytes at the destination corresponding to that pixel are written with the result.									
1		Where a bit in the source data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the source data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.									

BR13 - BLT Raster OP, Control, and Destination Pitch

	28	Monochrome Pattern Transparency Mode This bit applies only when the pattern data is monochrome. This bit determines whether or not the byte(s) at the destination corresponding to the pixel to which a given bit of the pattern data also corresponds will actually be written if that pattern data bit has the value of 1. This feature can make it possible to use the pattern as a transparency mask. The BLT Engine is configured to accept either monochrome or color pattern data via the opcode in the Opcode and Control register.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>[Default]</td> <td>This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.</td> </tr> <tr> <td>1</td> <td></td> <td>Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.</td> </tr> </tbody> </table>	Value	Name	Description	0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.	1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.	
Value	Name	Description										
0	[Default]	This causes normal operation with regard to the use of the pattern data. Where a bit in the pattern data has the value of 0, the color specified in the background color register is used as the pattern operand in the bit-wise operation for the pixel corresponding to the pattern data bit, and the bytes at the destination corresponding to that pixel are written with the result.										
1		Wherever a bit in the pattern data has the value of 0, the byte(s) at the destination corresponding to the pixel to which the pattern data bit also corresponds are simply not written, and the data at those byte(s) at the destination are allowed to remain unchanged.										
	27:26	32bpp Byte Mask This field is only used for 32bpp. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>[Default]</td> </tr> <tr> <td>1xb</td> <td>Write Alpha Channel</td> </tr> <tr> <td>x1b</td> <td>Write RGB Channel</td> </tr> </tbody> </table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel		
Value	Name											
00b	[Default]											
1xb	Write Alpha Channel											
x1b	Write RGB Channel											
	25:24	Color Depth <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color Depth [Default]</td> </tr> <tr> <td>01b</td> <td>16 Bit Color Depth</td> </tr> <tr> <td>10b</td> <td>24 Bit Color Depth</td> </tr> <tr> <td>11b</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color Depth [Default]	01b	16 Bit Color Depth	10b	24 Bit Color Depth	11b	Reserved
Value	Name											
00b	8 Bit Color Depth [Default]											
01b	16 Bit Color Depth											
10b	24 Bit Color Depth											
11b	Reserved											
	23:16	Raster Operation Select <table border="1"> <tr> <td>Default Value:</td> <td>00000000b</td> </tr> </table> <p>These 8 bits are used to select which one of 256 possible raster operations is to be performed by the BLT Engine.</p>	Default Value:	00000000b								
Default Value:	00000000b											
	15:0	Destination Pitch(Offset) These 16 bits store the signed memory address offset value by which the destination address originally specified in the Destination Address Register is incremented or decremented as each scan line's worth of destination data is written into the frame buffer by the BLT Engine, so that the destination address will point to the next memory address to which the next scan line's worth of destination data is to be written. If the intended destination of a BLT operation is within on-screen frame buffer memory, this offset is normally set so that each subsequent scan line's worth of destination data lines up vertically with the destination data in the scan line, above. However, if the intended destination of a BLT operation is within off-screen memory, this offset can be set										

BR13 - BLT Raster OP, Control, and Destination Pitch

		so that each subsequent scan line's worth of destination data is stored at a location immediately after the location where the destination data for the last scan line ended, in order to create a single contiguous block of bytes of destination data at the destination.
--	--	---

BR14 - Destination Width and Height

BR14 - Destination Width and Height			
DWord	Bit	Description	
0	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28:16	Destination Height These 13 bits specify the height of the destination data in terms of the number of scan lines. This is a working register.	
	15:13	Reserved	
		Access:	RO
	12:0	Destination Byte Width These 13 bits specify the width of the destination data in terms of the number of bytes per scan line. The number of pixels per scan line into which this value translates depends upon the color depth to which the graphics system has been set.	MBZ

BR15 - Color Pattern Address Lower order Address bits

BR15 - Color Pattern Address Lower order Address bits						
DWord	Bit	Description				
0	31:6	<p>Color Pattern Address</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Lower 32bits of the 48bit addressing.</p> <p>There is no change to the Color Pattern address specification due to Non-Power-of-2 change. It remains the same as before. The pattern data must be located in linear memory.</p> <p>These 26 bits specify the starting address of the (8X8) pixel color pattern.</p> <p>The pattern data must be located on a pattern-size boundary. The pattern is always of 8x8 pixels, and therefore, its size is dependent upon its pixel depth. The pixel depth may be 8, 16, or 32 bits per pixel if the pattern is in color (the pixel depth of a color pattern must match the pixel depth to which the graphics system has been set). Monochrome patterns require 8 bytes and are applied through the instruction. Color patterns of 8, 16, and 32 bits per pixel color depth must start on 64-byte, 128-byte and 256-byte boundaries, respectively.</p> <p>The Pattern Base Address programmed, must always be Cache Line (64byte) aligned.</p>	Format:	GraphicsAddress[31:6]		
Format:	GraphicsAddress[31:6]					
	5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



BR16 - Pattern Expansion Background and Solid Pattern Color

BR16 - Pattern Expansion Background and Solid Pattern Color		
DWord	Bit	Description
0	31:0	Pattern Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.

BR17 - Pattern Expansion Foreground Color

BR17 - Pattern Expansion Foreground Color		
DWord	Bit	Description
0	31:0	<p>Pattern Expansion Background Color Bits</p> <p>These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome pattern data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.</p>



BR18 - Source Expansion Background and Destination Color

BR18 - Source Expansion Background and Destination Color		
DWord	Bit	Description
0	31:0	Source Expansion Background Color Bits These bits provide the one, two, or four bytes worth of color data that select the background color to be used in the color expansion of monochrome source data during BLT operations. This register is also used to support destination transparency mode and Solid color fill. Whether one, two, three, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.

BR19 - Source Expansion Foreground Color

BR19 - Source Expansion Foreground Color		
DWord	Bit	Description
0	31:0	<p>Pattern/Source Expansion Foreground Color Bits</p> <p>These bits provide the one, two, or four bytes worth of color data that select the foreground color to be used in the color expansion of monochrome source data during BLT operations. Whether one, two, or four bytes worth of color data is needed depends upon the color depth to which the BLT Engine has been set. For a color depth of 32bpp, 16bpp and 8bpp, bits [31:0], [15:0] and [7:0], respectively, are used.</p>



BR27 - Destination Higher Order Address

BR27 - Destination Higher Order Address		
DWord	Bit	Description
0	31:25	Reserved Access: RO Format: MBZ
	24:16	Reserved Access: RO Format: MBZ
	15:0	Destination Address Upper DWORD Format: GraphicsAddress[47:32]

BR28 - Source Higher Order Address

BR28 - Source Higher Order Address						
DWord	Bit	Description				
0	31:25	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	24:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	Source Address Upper DWORD <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[47:32]</td></tr> </table>	Format:	GraphicsAddress[47:32]		
Format:	GraphicsAddress[47:32]					

Upper 32 bits of the Source address, specifying the starting pixel address of the color or mono source data. When tiling is enabled for XY-blits with Color source surfaces, this base address should be limited to 4KB. Otherwise for XY blits, there is no restriction, and it is same as before, including for monosource and text blits. Note that for non-XY blit with Color Source (SRC_COPY_BLT), this address points to the first byte to be read.

GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.

BR29 - Color Pattern Higher Order Address

BR29 - Color Pattern Higher Order Address						
DWord	Bit	Description				
0 Upper 32 bits of the Color Pattern address, specifying the starting location of the (8X8) pixel pattern. GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.	31:25	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	24:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	Color Pattern Address Upper DWORD <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table>	Format:	GraphicsAddress[47:32]		
Format:	GraphicsAddress[47:32]					

BR30 - Setup Blit Color Pattern Higher Order Address

BR30 - Setup Blit Color Pattern Higher Order Address						
DWord	Bit	Description				
0 Upper 32 bits of the Color Pattern address, specifying the starting location of the (8X8) pixel pattern. GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The uppermost reserved bits are ignored and MBZ.	31:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	Setup Blit Color Pattern Upper DWORD <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table>	Format:	GraphicsAddress[47:32]		
Format:	GraphicsAddress[47:32]					

BTI Extended Descriptor

EXDESC_BT1 - BTI Extended Descriptor															
DWord	Bit	Description													
0	31:24	<p>Binding Table Index</p> <table> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">Specifies the binding table index that selects the surface.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>[0-239]</td><td>Index</td><td>Base address is from the SURFACE_STATE.</td></tr> <tr> <td>255</td><td>Stateless</td><td>Base is from STATE_BASE_ADDRESS General State Base Address.</td></tr> </table>	Format:	U8	Specifies the binding table index that selects the surface.		Value	Name	Description	[0-239]	Index	Base address is from the SURFACE_STATE.	255	Stateless	Base is from STATE_BASE_ADDRESS General State Base Address.
Format:	U8														
Specifies the binding table index that selects the surface.															
Value	Name	Description													
[0-239]	Index	Base address is from the SURFACE_STATE.													
255	Stateless	Base is from STATE_BASE_ADDRESS General State Base Address.													
<p>Base Offset</p> <table> <tr> <td>Format:</td> <td>S11</td> </tr> <tr> <td colspan="2">Specifies the signed byte offset from the base address applied to each address calculation in the message.</td></tr> <tr> <th colspan="2">Restriction</th></tr> <tr> <td colspan="2">This field must be set to 0.</td></tr> </table>			Format:	S11	Specifies the signed byte offset from the base address applied to each address calculation in the message.		Restriction		This field must be set to 0.						
Format:	S11														
Specifies the signed byte offset from the base address applied to each address calculation in the message.															
Restriction															
This field must be set to 0.															
<p>Reserved</p> <table> <tr> <td>Format:</td> <td>MBZ</td> </tr> <tr> <td colspan="2">Ignored. Bits not available when EU SEND instruction encodes ExDesc as an immediate value.</td></tr> </table>			Format:	MBZ	Ignored. Bits not available when EU SEND instruction encodes ExDesc as an immediate value.										
Format:	MBZ														
Ignored. Bits not available when EU SEND instruction encodes ExDesc as an immediate value.															

Byte Masked Media Block Message Header

MH_MBBM - Byte Masked Media Block Message Header						
DWord	Bit	Description				
0	31:0	<p>X Offset</p> <table border="1"> <tr> <td>Format:</td> <td>S31</td> </tr> </table> <p>X offset (in bytes) of the upper left corner of the block into the surface.</p> <p>Programming Notes</p> <p>Must be DWord aligned (Bits 1:0 MBZ) for the write form of the message.</p>	Format:	S31		
Format:	S31					
1	31:0	<p>Y Offset</p> <table border="1"> <tr> <td>Format:</td> <td>S31</td> </tr> </table> <p>Y offset (in rows) of the upper left corner of the block into the surface.</p>	Format:	S31		
Format:	S31					
2	31:0	<p>Media Block Message Control</p> <table border="1"> <tr> <td>Format:</td> <td>MHC_MBBM_CONTROL</td> </tr> </table> <p>Specifies the Byte Masked message subtype and its additional input parameters.</p>	Format:	MHC_MBBM_CONTROL		
Format:	MHC_MBBM_CONTROL					
3	31:0	<p>Byte Mask</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the Byte Mask for writes when Message Mode field is BYTE_MASK.</p> <p>Programming Notes</p> <p>The Byte mask applies horizontally to each row of output: bit 0 for byte 0, through bit 31 for byte 31.</p>	Format:	U32		
Format:	U32					
4	31:0	<p>FFTID</p> <table border="1"> <tr> <td>Format:</td> <td>MHC_FFTID</td> </tr> </table> <p>Fixed Function Thread ID</p>	Format:	MHC_FFTID		
Format:	MHC_FFTID					
5..7	95:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Byte Masked Media Block Message Header Control

MHC_MBBM_CONTROL - Byte Masked Media Block Message Header Control									
DWord	Bit	Description							
0	31:30	Message Mode Specifies the Media Block Write Message subtype is Byte Masked.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>02h</td> <td>BYTE_MASK</td> <td>The Block Height and Block Width fields are specified in this Dword. The Byte Mask qualifies which bytes are written.</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Name	Description	02h	BYTE_MASK	The Block Height and Block Width fields are specified in this Dword. The Byte Mask qualifies which bytes are written.	Others
Value	Name	Description							
02h	BYTE_MASK	The Block Height and Block Width fields are specified in this Dword. The Byte Mask qualifies which bytes are written.							
Others	Reserved	Reserved.							
Reserved									
29	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
Sub-Register Offset									
28:24	<table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>This field is ignored (reserved) for Media Block Write message.</p>	Format:	U5						
Format:	U5								
Reserved									
23:22	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
Block Height									
	21:16	<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows</p>	Format:	U6					
Format:	U6								
Restriction									
If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords.									
15:10	Reserved								
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
9:8	Register Pitch Control								
	<table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field is ignored (reserved) for a Media Block Write message.</p>	Format:	U2						
Format:	U2								
7:6	Reserved								
	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								

MHC_MBBM_CONTROL - Byte Masked Media Block Message

Header Control

5:0	Block Width Format: U6 Width in bytes of the block being accessed. Range = [0,31] representing 1 to 32 Bytes. Programming Notes Must be DWord aligned for Media Block Write message.
-----	--

CC_VIEWPORT

CC_VIEWPORT				
DWord	Bit	Description		
0	31:0	<p>Minimum Depth</p> <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table> <p>Indicates the minimum depth. The interpolated or computed depth is clamped to this value prior to the depth test.</p> <p>Programming Notes</p> <p>The Minimum depth value must be less-than-or-equal to the Maximum depth value. The Minimum depth value cannot be NAN (Not-A-Number). For All depth formats: Minimum depth value must not be less than 0.0, also it may not be -0.0 (negative zero)</p>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
1	31:0	<p>Maximum Depth</p> <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table> <p>Indicates the maximum depth. The interpolated or computed depth is clamped to this value prior to the depth test.</p> <p>Programming Notes</p> <p>The Maximum depth value cannot be smaller than Minimum depth value. The Maximum depth value cannot be NAN (Not-A-Number). For all depth formats: The Maximum depth value must be between +0.0 to +1.0.</p>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			

CCS Page Operation Message Descriptor Control Field

MDC_CCS_PG_OP - CCS Page Operation Message Descriptor Control Field				
DWord	Bit	Description		
0	1:0	Mask This opcode specifies the Compression Control Surface (CCS) 64KB page update operation.		
		Value	Name	
		0h	Fast Clear	
		02h	Fast Uncompress	
		Others	Reserved	
		Description		
		Programming Notes		
		Surface-type BUFFER does not allow the CCS state to be set to "clear".		

CCS Sector Operation Message Descriptor Control Field

MDC_CCS_SEC_OP - CCS Sector Operation Message Descriptor Control Field					
DWord	Bit	Description			
0	3:0	Mask This opcode specifies the Compression Control Surface (CCS) sector update operation.			
		Value	Name	Description	Programming Notes
		01h	Slow Clear	Set one sector (128B) of data in to "clear" state by updating the corresponding CCS entry.	Surface-type BUFFER does not allow the CCS state to be set to "clear".
		03h	Slow Uncompress	Set one sector (128B) of data in "Uncompress" state by updating the corresponding CCS entry.	
		Others	Reserved	Ignored	

Channel Mask Message Descriptor Control Field

MDC_CMASK - Channel Mask Message Descriptor Control Field																																																					
DWord	Bit	Description																																																			
0	3:0	<p>Mask For the read message, indicates that which channels are read from the surface and included in the writeback message. For the write message, indicates which channels are included in the message payload and written to the surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>RGBA [Default]</td> <td>Red, Green, Blue, and Alpha are included</td> </tr> <tr> <td>01h</td> <td>GBA</td> <td>Green, Blue, and Alpha are included</td> </tr> <tr> <td>02h</td> <td>RBA</td> <td>Red, Blue, and Alpha are included</td> </tr> <tr> <td>03h</td> <td>BA</td> <td>Blue and Alpha are included</td> </tr> <tr> <td>04h</td> <td>RGA</td> <td>Red, Green, and Alpha are included</td> </tr> <tr> <td>05h</td> <td>GA</td> <td>Green and Alpha are included</td> </tr> <tr> <td>06h</td> <td>RA</td> <td>Red and Alpha are included</td> </tr> <tr> <td>07h</td> <td>A</td> <td>Alpha is included</td> </tr> <tr> <td>08h</td> <td>RGB</td> <td>Red, Green, and Blue are included</td> </tr> <tr> <td>09h</td> <td>GB</td> <td>Green and Blue are included</td> </tr> <tr> <td>0Ah</td> <td>RB</td> <td>Red and Blue are included</td> </tr> <tr> <td>0Bh</td> <td>B</td> <td>Blue is included</td> </tr> <tr> <td>0Ch</td> <td>RG</td> <td>Red and Green are included</td> </tr> <tr> <td>0Dh</td> <td>G</td> <td>Green is included</td> </tr> <tr> <td>0Eh</td> <td>R</td> <td>Red is included</td> </tr> <tr> <td>0Fh</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	00h	RGBA [Default]	Red, Green, Blue, and Alpha are included	01h	GBA	Green, Blue, and Alpha are included	02h	RBA	Red, Blue, and Alpha are included	03h	BA	Blue and Alpha are included	04h	RGA	Red, Green, and Alpha are included	05h	GA	Green and Alpha are included	06h	RA	Red and Alpha are included	07h	A	Alpha is included	08h	RGB	Red, Green, and Blue are included	09h	GB	Green and Blue are included	0Ah	RB	Red and Blue are included	0Bh	B	Blue is included	0Ch	RG	Red and Green are included	0Dh	G	Green is included	0Eh	R	Red is included	0Fh	Reserved	Ignored
Value	Name	Description																																																			
00h	RGBA [Default]	Red, Green, Blue, and Alpha are included																																																			
01h	GBA	Green, Blue, and Alpha are included																																																			
02h	RBA	Red, Blue, and Alpha are included																																																			
03h	BA	Blue and Alpha are included																																																			
04h	RGA	Red, Green, and Alpha are included																																																			
05h	GA	Green and Alpha are included																																																			
06h	RA	Red and Alpha are included																																																			
07h	A	Alpha is included																																																			
08h	RGB	Red, Green, and Blue are included																																																			
09h	GB	Green and Blue are included																																																			
0Ah	RB	Red and Blue are included																																																			
0Bh	B	Blue is included																																																			
0Ch	RG	Red and Green are included																																																			
0Dh	G	Green is included																																																			
0Eh	R	Red is included																																																			
0Fh	Reserved	Ignored																																																			

Channel Mode Message Descriptor Control Field

MDC_CMODE - Channel Mode Message Descriptor Control Field															
DWord	Bit	Description													
0	0	Channel Mode <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> <tr> <td colspan="2">Two modes of channel-enable are provided: a SIMD8 or SIMD16 Dword channel serial view of a register, and a SIMD4x2 view of a register.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0</td><td>Oword</td><td>All 4 Dwords are read or written if one or more of these channels are enabled</td></tr> <tr> <td>1</td><td>Dword</td><td>Each Dword is read or written only if its corresponding channel is enabled.</td></tr> </table>	Format:	Boolean	Two modes of channel-enable are provided: a SIMD8 or SIMD16 Dword channel serial view of a register, and a SIMD4x2 view of a register.		Value	Name	Description	0	Oword	All 4 Dwords are read or written if one or more of these channels are enabled	1	Dword	Each Dword is read or written only if its corresponding channel is enabled.
Format:	Boolean														
Two modes of channel-enable are provided: a SIMD8 or SIMD16 Dword channel serial view of a register, and a SIMD4x2 view of a register.															
Value	Name	Description													
0	Oword	All 4 Dwords are read or written if one or more of these channels are enabled													
1	Dword	Each Dword is read or written only if its corresponding channel is enabled.													

Clear Color

CLEAR_COLOR - Clear Color										
DWord	Bit	Description								
0 Programming Notes: Software shall write the Raw Clear Color channels such that the channel order matches the SURFACE_STATE. Shader Channel Select programming. Software shall write the converted Depth Clear to this dword	31:0	Raw Clear Color : Red <table border="1"> <tr><td>Format:</td><td>IEEE_FLOAT</td></tr> <tr><td>Format:</td><td>U32</td></tr> <tr><td>Format:</td><td>S31</td></tr> <tr><td>Format:</td><td>U24_X8</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31	Format:	U24_X8
Format:	IEEE_FLOAT									
Format:	U32									
Format:	S31									
Format:	U24_X8									
1 Programming Notes: Software shall write the Raw Clear Color channels such that the channel order matches the SURFACE_STATE. Shader Channel Select programming.	31:0	Raw Clear Color: Blue <table border="1"> <tr><td>Format:</td><td>IEEE_FLOAT</td></tr> <tr><td>Format:</td><td>U32</td></tr> <tr><td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31		
Format:	IEEE_FLOAT									
Format:	U32									
Format:	S31									
2 Programming Notes: Software shall write the Raw Clear Color channels such that the channel order matches the SURFACE_STATE. Shader Channel Select programming.	31:0	Raw Clear Color: Green <table border="1"> <tr><td>Format:</td><td>IEEE_FLOAT</td></tr> <tr><td>Format:</td><td>U32</td></tr> <tr><td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31		
Format:	IEEE_FLOAT									
Format:	U32									
Format:	S31									
3 Programming Notes: Software shall write the Raw Clear Color channels such that the channel order matches the SURFACE_STATE. Shader Channel Select programming.	31:0	Raw Clear Color: Alpha <table border="1"> <tr><td>Format:</td><td>IEEE_FLOAT</td></tr> <tr><td>Format:</td><td>U32</td></tr> <tr><td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31		
Format:	IEEE_FLOAT									
Format:	U32									
Format:	S31									
4	31:0	Converted Clear Color and Clear Depth This DWORD stores the format converted clear color. If bits per pixel are 32, entire pixel's clear value is stored in this DWORD. If bits per pixel are 64, lower DOWRD is stored in this field. If bits per pixel are 128, this field is not used to store clear value. This field is packed according to the RT format								
5	31:0	Converted Clear Color This DWORD stores the format converted clear color. If bits per pixel are 64, upper DOWRD is stored in this field								

CLEAR_COLOR - Clear Color

		If bits per pixel are 32 or 128, this field is not used to store clear value. The field is packed according to the RT format				
6	31:1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
7	31:1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ			
Format:	MBZ					

Clock Gating Disable Format

Clock Gating Disable Format			
Size (in bits):		1	
Default Value:		0x00000000	
DWord	Bit	Description	
0	0	Clock_Gate_Disable	
Value		Name	Description
0b		Enable	Clock gating controlled by unit logic
1b		Disable	Disable clock gating function

COLOR_CALC_STATE

COLOR_CALC_STATE													
DWord	Bit	Description											
0	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
This definition is pointed to by a field in 3DSTATE_CC_STATE_POINTERS, and stored at a 64-byte aligned boundary.													
0	15	<p>Round Disable Function Disable</p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>Disables the round-disable function of the color calculator.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Cancelled</td> <td>Dithering is cancelled based on the data used by blend to avoid drift.</td> </tr> <tr> <td>1</td> <td>Not Cancelled</td> <td>Dithering is NOT cancelled.</td> </tr> </tbody> </table>	Format:	Disable	Value	Name	Description	0	Cancelled	Dithering is cancelled based on the data used by blend to avoid drift.	1	Not Cancelled	Dithering is NOT cancelled.
Format:	Disable												
Value	Name	Description											
0	Cancelled	Dithering is cancelled based on the data used by blend to avoid drift.											
1	Not Cancelled	Dithering is NOT cancelled.											
0	14:1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
0	0	<p>Alpha Test Format</p> <p>This field selects the format for Alpha Reference Value and the format in which Alpha Test is performed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>ALPHATEST_UNORM8</td> <td>UNorm8</td> </tr> <tr> <td>1h</td> <td>ALPHATEST_FLOAT32</td> <td>Float32</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Alpha-test format is independent of RT format. When PS outputs UNIT/SINT alpha-value, it will be treated as IEEE 32bit float number for the purpose of alpha-test.</p>	Value	Name	Description	0h	ALPHATEST_UNORM8	UNorm8	1h	ALPHATEST_FLOAT32	Float32		
Value	Name	Description											
0h	ALPHATEST_UNORM8	UNorm8											
1h	ALPHATEST_FLOAT32	Float32											
1	31:0	<p>Alpha Reference Value As FLOAT32</p> <table border="1"> <tr> <td>Exists If:</td> <td>[Alpha Test Format] == 'ALPHATEST_FLOAT32'</td> </tr> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table> <p>This field specifies the alpha reference value to compare against in the Alpha Test function.</p> <p>Programming Notes</p> <p>This field should not be programmed to NaN.</p>	Exists If:	[Alpha Test Format] == 'ALPHATEST_FLOAT32'	Format:	IEEE_FLOAT							
Exists If:	[Alpha Test Format] == 'ALPHATEST_FLOAT32'												
Format:	IEEE_FLOAT												

COLOR_CALC_STATE				
	7:0	Alpha Reference Value As UNORM8		
		Exists If:	[Alpha Test Format] == 'ALPHATEST_UNORM8'	
		Format:	UNORM8	
		This field specifies the alpha reference value to compare against in the Alpha Test function.		
2	31:0	Blend Constant Color Red		
		Format:	IEEE_FLOAT	
		This field specifies the Red channel of the Constant Color used in Color Buffer Blending.		
3	31:0	Blend Constant Color Green		
		Format:	IEEE_FLOAT	
		This field specifies the Green channel of the Constant Color used in Color Buffer Blending.		
4	31:0	Blend Constant Color Blue		
		Format:	IEEE_FLOAT	
		This field specifies the Blue channel of the Constant Color used in Color Buffer Blending.		
5	31:0	Blend Constant Color Alpha		
		Format:	IEEE_FLOAT	
		This field specifies the Alpha channel of the Constant Color used in Color Buffer Blending.		

COLOR_PROCESSING_STATE - ACE State

COLOR_PROCESSING_STATE - ACE State										
DWord	Bit	Description								
0	31:7	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	6:2	<p>Skin Threshold</p> <table border="1"> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Used for Y analysis (min/max) for pixels which are higher than skin threshold.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1-31</td><td></td></tr> <tr> <td>26</td><td>[Default]</td></tr> </tbody> </table>	Format:	U5	Value	Name	1-31		26	[Default]
Format:	U5									
Value	Name									
1-31										
26	[Default]									
	1	<p>Full Image Histogram</p> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Used to ignore the area of interest for full image histogram.</p>	Default Value:	0	Format:	Enable				
Default Value:	0									
Format:	Enable									
	0	<p>ACE Enable</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable						
Format:	Enable									
1	31:24	<p>Y3</p> <table border="1"> <tr> <td>Default Value:</td><td>76</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>The value of the y_pixel for point 3 in PWL.</p>	Default Value:	76	Format:	U8				
Default Value:	76									
Format:	U8									
	23:16	<p>Y2</p> <table border="1"> <tr> <td>Default Value:</td><td>56</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>The value of the y_pixel for point 2 in PWL.</p>	Default Value:	56	Format:	U8				
Default Value:	56									
Format:	U8									
	15:8	<p>Y1</p> <table border="1"> <tr> <td>Default Value:</td><td>36</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>The value of the y_pixel for point 1 in PWL.</p>	Default Value:	36	Format:	U8				
Default Value:	36									
Format:	U8									

COLOR_PROCESSING_STATE - ACE State

	7:0	Ymin
		Default Value:
		Format:
The value of the y_pixel for point 0 in PWL.		
2	31:24	Y7
		Default Value:
		Format:
The value of the y_pixel for point 7 in PWL.		
	23:16	Y6
		Default Value:
		Format:
The value of the y_pixel for point 6 in PWL.		
	15:8	Y5
		Default Value:
		Format:
The value of the y_pixel for point 5 in PWL.		
	7:0	Y4
		Default Value:
		Format:
The value of the y_pixel for point 4 in PWL.		
3	31:24	Ymax
		Default Value:
		Format:
The value of the y_pixel for point 11 in PWL.		
	23:16	Y10
		Default Value:
		Format:
The value of the y_pixel for point 10 in PWL.		
	15:8	Y9
		Default Value:
		Format:
The value of the y_pixel for point 9 in PWL.		
	7:0	Y8
		Default Value:
		Format:
The value of the y_pixel for point 8 in PWL.		

COLOR_PROCESSING_STATE - ACE State

4	31:24	B4
		Default Value: 96
		Format: U8
		The value of the bias for point 4 in PWL.
	23:16	B3
		Default Value: 76
		Format: U8
		The value of the bias for point 3 in PWL.
	15:8	B2
		Default Value: 56
		Format: U8
		The value of the bias for point 2 in PWL.
	7:0	B1
		Default Value: 36
		Format: U8
		The value of the bias for point 1 in PWL.
5	31:24	B8
		Default Value: 176
		Format: U8
		The value of the bias for point 8 in PWL.
	23:16	B7
		Default Value: 156
		Format: U8
		The value of the bias for point 7 in PWL.
	15:8	B6
		Default Value: 136
		Format: U8
		The value of the bias for point 6 in PWL.
	7:0	B5
		Default Value: 116
		Format: U8
		The value of the bias for point 5 in PWL.
6	31:16	Reserved
		Access: RO
		Format: MBZ

COLOR_PROCESSING_STATE - ACE State

	15:8	B10 Default Value: 216 Format: U8 The value of the bias for point 10 in PWL.
	7:0	B9 Default Value: 196 Format: U8 The value of the bias for point 9 in PWL.
7	31:27	Reserved Access: RO Format: MBZ
	26:16	S1 Format: U1.10 The value of the slope for point 1 in PWL. The default is 1024/1024.
	15:11	Reserved Access: RO Format: MBZ
	10:0	S0 Format: U1.10 The value of the slope for point 0 in PWL. The default is 1024/1024.
8	31:27	Reserved Access: RO Format: MBZ
	26:16	S3 Format: U1.10 The value of the slope for point 3 in PWL. The default is 1024/1024.
	15:11	Reserved Access: RO Format: MBZ
	10:0	S2 Format: U1.10 The value of the slope for point 2 in PWL. The default is 1024/1024.
9	31:27	Reserved Access: RO Format: MBZ

COLOR_PROCESSING_STATE - ACE State

	26:16	S5 Format: U1.10 The value of the slope for point 5 in PWL. The default is 1024/1024.
	15:11	Reserved
		Access: RO Format: MBZ
	10:0	S4 Format: U1.10 The value of the slope for point 4 in PWL. The default is 1024/1024.
10	31:27	Reserved
		Access: RO Format: MBZ
	26:16	S7 Format: U1.10 The value of the slope for point 7 in PWL. The default is 1024/1024.
	15:11	Reserved
		Access: RO Format: MBZ
	10:0	S6 Format: U1.10 The value of the slope for point 6 in PWL. The default is 1024/1024.
11	31:27	Reserved
		Access: RO Format: MBZ
	26:16	S9 Format: U1.10 The value of the slope for point 9 in PWL. The default is 1024/1024.
	15:11	Reserved
		Access: RO Format: MBZ
	10:0	S8 Format: U1.10 The value of the slope for point 8 in PWL. The default is 1024/1024.
12	31:11	Reserved
		Access: RO Format: MBZ

COLOR_PROCESSING_STATE - ACE State

	10:0	S10
		Format: U1.10
The value of the slope for point 10 in PWL. The default is 1024/1024.		



COLOR_PROCESSING_STATE - PROCAMP State

COLOR_PROCESSING_STATE - PROCAMP State		
DWord	Bit	Description
0	31:28	Reserved Access: RO Format: MBZ
	27:17	Contrast Default Value: 1 Format: U4.7 Contrast magnitude.
	16:13	Reserved Access: RO Format: MBZ
	12:1	Brightness Default Value: 0 Format: S7.4 Brightness magnitude.
	0	PROCAMP Enable Default Value: 1 Format: Enable
	31:16	Cos_c_s Default Value: 256 Format: S7.8 UV multiplication cosine factor.
1	15:0	Sin_c_s Default Value: 0 Format: S7.8 UV multiplication sine factor.

COLOR_PROCESSING_STATE - STD/STE State

COLOR_PROCESSING_STATE - STD/STE State								
DWord	Bit	Description						
0	31:24	V_Mid <table border="1"> <tr> <td>Default Value:</td> <td>154</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">Rectangle middle-point V coordinate</td></tr> </table>	Default Value:	154	Format:	U8	Rectangle middle-point V coordinate	
Default Value:	154							
Format:	U8							
Rectangle middle-point V coordinate								
23:16	U_Mid <table border="1"> <tr> <td>Default Value:</td> <td>110</td> </tr> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">Rectangle middle-point U coordinate</td></tr> </table>	Default Value:	110	Format:	U8	Rectangle middle-point U coordinate		
Default Value:	110							
Format:	U8							
Rectangle middle-point U coordinate								
15:10	Hue Max <table border="1"> <tr> <td>Default Value:</td> <td>14</td> </tr> <tr> <td>Format:</td> <td>U6</td> </tr> <tr> <td colspan="2">Rectangle half width</td></tr> </table>	Default Value:	14	Format:	U6	Rectangle half width		
Default Value:	14							
Format:	U6							
Rectangle half width								
9:4	Sat Max <table border="1"> <tr> <td>Default Value:</td> <td>31</td> </tr> <tr> <td>Format:</td> <td>U6</td> </tr> <tr> <td colspan="2">Rectangle half length.</td></tr> </table>	Default Value:	31	Format:	U6	Rectangle half length.		
Default Value:	31							
Format:	U6							
Rectangle half length.								
3	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO							
Format:	MBZ							
2	Output Control <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Output Pixels [Default]</td> </tr> <tr> <td>1</td> <td>Output STD Decisions</td> </tr> </tbody> </table>	Value	Name	0	Output Pixels [Default]	1	Output STD Decisions	
Value	Name							
0	Output Pixels [Default]							
1	Output STD Decisions							
1	STE Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable					
Format:	Enable							
0	STD Enable <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable					
Format:	Enable							

COLOR_PROCESSING_STATE - STD/STE State

1	31	Reserved		
		Access:	RO	
	30:28	Format:	MBZ	
		Diamond Margin		
	27:21	Default Value:	4	
		Format:	U3	
	20:18	Diamond du		
		Default Value:	0	
2	17:10	Format:	S6	
		Rhombus center shift in the sat-direction, relative to the rectangle center.		
	9:8	HS Margin		
		Default Value:	3	
	7:0	Format:	U3	
		Cos($\hat{i} \pm$)		
	31:21	Format:	S0.7	
		The default is 79/128		
	20:13	Reserved		
		Access:	RO	
	12:7	Format:	MBZ	
		Diamond Alpha		
	6:0	Format:	U2.6	
		1 / tan() The default is 100/64		
	12:7	Diamond Th		
		Default Value:	35	
	6:0	Format:	U6	
		Half length of the rhombus axis in the sat-direction.		

COLOR_PROCESSING_STATE - STD/STE State										
3	31:24	<p>Y_point_3</p> <table border="1"> <tr> <td>Default Value:</td><td>254</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Third point of the Y piecewise linear membership function.</p>	Default Value:	254	Format:	U8				
Default Value:	254									
Format:	U8									
	23:16	<p>Y_point_2</p> <table border="1"> <tr> <td>Default Value:</td><td>47</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Second point of the Y piecewise linear membership function.</p>	Default Value:	47	Format:	U8				
Default Value:	47									
Format:	U8									
	15:8	<p>Y_point_1</p> <table border="1"> <tr> <td>Default Value:</td><td>46</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>First point of the Y piecewise linear membership function.</p>	Default Value:	46	Format:	U8				
Default Value:	46									
Format:	U8									
	7	<p>VY_STD_Enable</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Enables STD in the VY subspace.</p>	Format:	Enable						
Format:	Enable									
	6:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
4	31:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	17:13	<p>Y_Slope_2</p> <table border="1"> <tr> <td>Format:</td><td>U2.3</td></tr> </table> <p>Slope between points Y3 and Y4. The default is 31/8.</p>	Format:	U2.3						
Format:	U2.3									
	12:8	<p>Y_Slope_1</p> <table border="1"> <tr> <td>Format:</td><td>U2.3</td></tr> </table> <p>Slope between points Y1 and Y2. The default is 31/8.</p>	Format:	U2.3						
Format:	U2.3									
	7:0	<p>Y_point_4</p> <table border="1"> <tr> <td>Default Value:</td><td>255</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Fourth point of the Y piecewise linear membership function</p>	Default Value:	255	Format:	U8				
Default Value:	255									
Format:	U8									
5	31:16	<p>INV_skin_types_margin</p> <table border="1"> <tr> <td>Format:</td><td>U0.16</td></tr> </table> <p>1/(2* Skin_types_margin)</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>20</td><td>[Default]</td><td>Skin_Type_margin</td></tr> </tbody> </table>	Format:	U0.16	Value	Name	Description	20	[Default]	Skin_Type_margin
Format:	U0.16									
Value	Name	Description								
20	[Default]	Skin_Type_margin								

COLOR_PROCESSING_STATE - STD/STE State			
	15:0	Inverse Margin VYL	
		Format:	U0.16
		1 / Margin_VYL The default is 3300/65536	
6	31:24	P1L	
		Default Value:	216
	23:16	Format:	U8
		Y Point 1 of the lower part of the detection PWLF.	
	15:0	POL	
		Default Value:	46
	15:0	Format:	U8
		Y Point 0 of the lower part of the detection PWLF.	
7	31:24	Inverse Margin VYU	
		Format:	U0.16
	15:0	1 / Margin_VYU The default is 1600/65536.	
	31:24	B1L	
		Default Value:	130
	23:16	Format:	U8
		V Bias 1 of the lower part of the detection PWLF.	
	15:8	B0L	
		Default Value:	133
	15:8	Format:	U8
		V Bias 0 of the lower part of the detection PWLF.	
	7:0	P3L	
		Default Value:	236
	7:0	Format:	U8
		Y Point 3 of the lower part of the detection PWLF.	
8	31:27	P2L	
		Default Value:	236
	26:16	Format:	U8
		Y point 2 of the lower part of the detection PWLF.	
8	31:27	Reserved	
		Access:	RO
	26:16	Format:	MBZ
	26:16	S0L	
		Format:	S2.8
		Slope 0 of the lower part of the detection PWLF. The default is -5/256.	

COLOR_PROCESSING_STATE - STD/STE State			
	15:8	B3L	
		Default Value:	130
		Format:	U8
		V Bias 3 of the lower part of the detection PWLF.	
	7:0	B2L	
		Default Value:	130
		Format:	U8
		V Bias 2 of the lower part of the detection PWLF.	
9	31:22	Reserved	
		Access:	RO
		Format:	MBZ
	21:11	S2L	
		Format:	S2.8
		Slope 2 of the lower part of the detection PWLF. The default is 0/256.	
	10:0	S1L	
		Format:	S2.8
		Slope 1 of the lower part of the detection PWLF. The default is 0/256.	
10	31:27	Reserved	
		Access:	RO
		Format:	MBZ
	26:19	P1U	
		Default Value:	66
		Format:	U8
		Y Point 1 of the upper part of the detection PWLF.	
	18:11	P0U	
		Default Value:	46
		Format:	U8
		Y Point 0 of the upper part of the detection PWLF.	
	10:0	S3L	
		Format:	S2.8
		Slope 3 of the lower part of the detection PWLF. The default is 0/256.	
11	31:24	B1U	
		Default Value:	163
		Format:	U8
		V Bias 1 of the upper part of the detection PWLF.	

COLOR_PROCESSING_STATE - STD/STE State

	23:16	B0U
		Default Value: 143
		Format: U8
V Bias 0 of the upper part of the detection PWLF.		
	15:8	P3U
		Default Value: 236
		Format: U8
Y Point 3 of the upper part of the detection PWLF.		
	7:0	P2U
		Default Value: 150
		Format: U8
Y Point 2 of the upper part of the detection PWLF.		
12	31:27	Reserved
		Access: RO
		Format: MBZ
	26:16	S0U
		Format: S2.8
Slope 0 of the upper part of the detection PWLF. The default is 256/256.		
	15:8	B3U
		Default Value: 140
		Format: U8
V Bias 3 of the upper part of the detection PWLF.		
	7:0	B2U
		Default Value: 200
		Format: U8
V Bias 2 of the upper part of the detection PWLF.		
13	31:22	Reserved
		Access: RO
		Format: MBZ
	21:11	S2U
		Format: S2.8
Slope 2 of the upper part of the detection PWLF. The default is -179/256.		
	10:0	S1U
		Format: S2.8
Slope 1 of the upper part of the detection PWLF. The default is -113/256.		
14	31:28	Reserved
		Access: RO
		Format: MBZ

COLOR_PROCESSING_STATE - STD/STE State			
	27:20	Skin Types Margin Default Value: Format: Skin types Y margin.	20 U8
	19:12	Skin Types Thresh Default Value: Format: Skin types Y threshold.	120 U8
	11	Skin Type Enable Format: Treat differently bright and dark skin types.	Enable
	10:0	S3U Format: Slope 3 of the upper part of the detection PWLF. The default is 0/256.	S2.8
15	31	Reserved Access: Format:	RO MBZ
	30:21	SATB1 Format: First bias for the saturation PWLF (bright skin). The default is -8/4.	S7.2
	20:14	SATP3 Default Value: Format: Third point for the saturation PWLF (bright skin).	31 S6
	13:7	SATP2 Default Value: Format: Second point for the saturation PWLF (bright skin).	6 S6
	6:0	SATP1 Format: First point for the saturation PWLF (bright skin). The default is -6.	S6
16	31	Reserved Access: Format:	RO MBZ

COLOR_PROCESSING_STATE - STD/STE State			
	30:20	SATSO	
		Format:	U3.8
		Zeroth slope for the saturation PWLF (bright skin). The default is 297/256.	
17	19:10	SATB3	
		Format:	S7.2
		Third bias for the saturation PWLF (bright skin). The default is 124/4.	
	9:0	SATB2	
17		Format:	S7.2
		Second bias for the saturation PWLF (bright skin). The default is 8/4.	
	31:22	Reserved	
		Access:	RO
17		Format:	MBZ
	21:11	SATS2	
		Format:	U3.8
		Second slope for the saturation PWLF (bright skin). The default is 297/256.	
17	10:0	SATS1	
		Format:	U3.8
		First slope for the saturation PWLF (bright skin). The default is 85/256.	
	31:25	HUEP3	
18		Default Value:	14
		Format:	S6
		Third point for the hue PWLF (bright skin)	
	24:18	HUEP2	
18		Default Value:	6
		Format:	S6
		Second point for the hue PWLF (bright skin)	
	17:11	HUEP1	
18		Format:	S6
		First point for the hue PWLF (bright skin). The default is -6.	
	10:0	SATS3	
		Format:	U3.8
Thrid slope for the saturation PWLF (bright skin). The default is 256/256.			
19	31:30	Reserved	
		Access:	RO
		Format:	MBZ
19	29:20	HUEB3	
		Format:	S7.2
Third bias for the hue PWLF (bright skin). The default is 56/4.			

COLOR_PROCESSING_STATE - STD/STE State			
	19:10	HUEB2	
		Format:	S7.2
	9:0	HUEB1	
		Format:	S7.2
	31:22	Reserved	
		Access:	RO
	21:11	HUES1	
		Format:	U3.8
		First slope for the hue PWLF (bright skin) The default is 85/256.	
	10:0	HUES0	
		Format:	U3.8
		Zeroth slope for the hue PWLF (bright skin) The default is 384/256.	
	31:22	Reserved	
		Access:	RO
		Format:	MBZ
	21:11	HUES3	
		Format:	U3.8
		Third slope for the hue PWLF (bright skin) The default is 256/256.	
	10:0	HUES2	
		Format:	U3.8
		Second slope for the hue PWLF (bright skin) The default is 384/256.	
	31	Reserved	
		Access:	RO
		Format:	MBZ
	30:21	SATB1_DARK	
		Format:	S7.2
	20:14	First bias for the saturation PWLF (dark skin) The default is 0/4.	
		SATP3_DARK	
		Default Value:	31
		Format:	S6
	13:7	Third point for the saturation PWLF (dark skin)	
		SATP2_DARK	
		Default Value:	31
		Format:	S6
		Second point for the saturation PWLF (dark skin)	

COLOR_PROCESSING_STATE - STD/STE State			
	6:0	SATP1_DARK	
		Format:	S6
		First point for the saturation PWLF (dark skin). The default is -11.	
23	31	Reserved	
		Access:	RO
		Format:	MBZ
	30:20	SATSO_DARK	
		Format:	U3.8
Zeroth slope for the saturation PWLF (dark skin). The default is 397/256.			
24	19:10	SATB3_DARK	
		Format:	S7.2
		Third bias for the saturation PWLF (dark skin). The default is 124/4.	
	9:0	SATB2_DARK	
		Format:	S7.2
Second bias for the saturation PWLF (dark skin). The default is 124/4.			
25	31:22	Reserved	
		Access:	RO
		Format:	MBZ
	21:11	SATS2_DARK	
		Format:	U3.8
Second slope for the saturation PWLF (dark skin). The default is 256/256.			
25	10:0	SATS1_DARK	
		Format:	U3.8
		First slope for the saturation PWLF (dark skin). The default is 189/256.	
	31:25	HUEP3_DARK	
		Default Value:	14
	Format:	S6	
	Third point for the hue PWLF (dark skin).		
25	24:18	HUEP2_DARK	
		Default Value:	2
		Format:	S6
		Third point for the hue PWLF (dark skin).	
	17:11	HUEP1_DARK	
	Default Value:	0	
	Format:	S6	
	Third point for the hue PWLF (dark skin).		

COLOR_PROCESSING_STATE - STD/STE State				
	10:0	SATS3_DARK		
		Format:	U3.8	
		Third slope for the saturation PWLF (dark skin). The default is 256/256.		
26	31:30	Reserved		
		Access:	RO	
		Format:	MBZ	
	29:20	HUEB3_DARK		
		Format:	S7.2	
		Third bias for the hue PWLF (dark skin). The default is 56/4.		
27	19:10	HUEB2_DARK		
		Format:	S7.2	
		Second bias for the hue PWLF (dark skin). The default is 0/4.		
	9:0	HUEB1_DARK		
		Format:	S7.2	
		First bias for the hue PWLF (dark skin). The default is 0/4.		
28	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
	21:11	HUES1_DARK		
		Format:	U3.8	
		First slope for the hue PWLF (dark skin). The default is 0/256.		
28	10:0	HUES0_DARK		
		Format:	U3.8	
		Zeroth slope for the hue PWLF (dark skin). The default is 256/256.		
	31:22	Reserved		
		Access:	RO	
		Format:	MBZ	
28	21:11	HUES3_DARK		
		Format:	U3.8	
		Third slope for the hue PWLF (dark skin). The default is 256/256.		
	10:0	HUES2_DARK		
		Format:	U3.8	
		Second slope for the hue PWLF (dark skin). The default is 299/256.		

COLOR_PROCESSING_STATE - TCC State

COLOR_PROCESSING_STATE - TCC State		
DWord	Bit	Description
0	31:24	SatFactor3
		Default Value: 0xDCDCDC00, 0xDCDCDC00, 0x1E34CC91, 0x3E3CCE91, 0x02E80195, 0x0197046B, 0x01790174, 0x00096000, 0x00000000, 0x03030000, 0x009201C0
		Format:
		The saturation factor for yellow.
	23:16	SatFactor2
		Default Value: 220
		Format: U1.7
	The saturation factor for red.	
	15:8	SatFactor1
		Default Value: 220
		Format: U1.7
	The saturation factor for magenta.	
	7	TCC Enable
	Format: Enable	
	6:0	Reserved
		Access: RO
		Format: MBZ
1	31:24	SatFactor6
		Default Value: 220
		Format: U1.7
		The saturation factor for blue.
	23:16	SatFactor5
		Default Value: 220
		Format: U1.7
	The saturation factor for cyan.	
	15:8	SatFactor4
		Default Value: 220
		Format: U1.7
	The saturation factor for green.	

COLOR_PROCESSING_STATE - TCC State						
	7:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
2	31:30	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:20	Base Color 3 <table border="1"> <tr> <td>Default Value:</td><td>483</td></tr> <tr> <td>Format:</td><td>U10</td></tr> </table>	Default Value:	483	Format:	U10
Default Value:	483					
Format:	U10					
	19:10	Base Color 2 <table border="1"> <tr> <td>Default Value:</td><td>307</td></tr> <tr> <td>Format:</td><td>U10</td></tr> </table>	Default Value:	307	Format:	U10
Default Value:	307					
Format:	U10					
	9:0	Base Color 1 <table border="1"> <tr> <td>Default Value:</td><td>145</td></tr> <tr> <td>Format:</td><td>U10</td></tr> </table>	Default Value:	145	Format:	U10
Default Value:	145					
Format:	U10					
3	31:30	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:20	Base Color 6 <table border="1"> <tr> <td>Default Value:</td><td>995</td></tr> <tr> <td>Format:</td><td>U10</td></tr> </table>	Default Value:	995	Format:	U10
Default Value:	995					
Format:	U10					
	19:10	Base Color 5 <table border="1"> <tr> <td>Default Value:</td><td>819</td></tr> <tr> <td>Format:</td><td>U10</td></tr> </table>	Default Value:	819	Format:	U10
Default Value:	819					
Format:	U10					
	9:0	Base Color 4 <table border="1"> <tr> <td>Default Value:</td><td>657</td></tr> <tr> <td>Format:</td><td>U10</td></tr> </table>	Default Value:	657	Format:	U10
Default Value:	657					
Format:	U10					
4	31:16	Color Transit Slope 23 <table border="1"> <tr> <td>Default Value:</td><td>744</td></tr> <tr> <td>Format:</td><td>U0.16</td></tr> </table> <p>The calculation result of $1 / (\text{BC3} - \text{BC2})$ [1/62]</p>	Default Value:	744	Format:	U0.16
Default Value:	744					
Format:	U0.16					
	15:0	Color Transit Slope 12 <table border="1"> <tr> <td>Default Value:</td><td>405</td></tr> <tr> <td>Format:</td><td>U0.16</td></tr> </table> <p>The calculation result of $1 / (\text{BC2} - \text{BC1})$ [1/57]</p>	Default Value:	405	Format:	U0.16
Default Value:	405					
Format:	U0.16					

COLOR_PROCESSING_STATE - TCC State

5	31:16	Color Transit Slope 45
		Default Value: 407 Format: U0.16 The calculation result of 1 / (BC5 - BC4) [1/57]
6	31:16	Color Transit Slope 34
		Default Value: 1131 Format: U0.16 The calculation result of 1 / (BC4 - BC3) [1/61]
7	31:22	Color Transit Slope 61
		Default Value: 377 Format: U0.16 The calculation result of 1 / (BC1 - BC6) [1/62]
6	15:0	Color Transit Slope 56
		Default Value: 372 Format: U0.16 The calculation result of 1 / (BC6 - BC5) [1/62]
7	31:22	Color Bias 3
		Default Value: 0 Format: U2.8 Color bias for BaseColor3.
	21:12	Color Bias 2
		Default Value: 150 Format: U2.8 Color bias for BaseColor2.
	11:2	Color Bias 1
		Default Value: 0 Format: U2.8 Color bias for BaseColor1.
	1:0	Reserved
		Access: RO Format: MBZ
8	31:22	Color Bias 6
		Default Value: 0 Format: U2.8 Color bias for BaseColor6.

COLOR_PROCESSING_STATE - TCC State

	21:12	Color Bias 5
		Default Value: 0
		Format: U2.8
Color bias for BaseColor5.		
	11:2	ColorBias4
		Default Value: 0
		Format: U2.8
Color bias for BaseColor4.		
	1:0	Reserved
		Access: RO
		Format: MBZ
9	31	Reserved
		Access: RO
		Format: MBZ
	30:24	UV Threshold
		Default Value: 3
		Format: U7
Low UV threshold.		
	23:19	Reserved
		Access: RO
		Format: MBZ
	18:16	UV Threshold Bits
		Default Value: 3
		Format: U3
Low UV transition width bits.		
	15:13	Reserved
		Access: RO
		Format: MBZ
	12:8	STE Threshold
		Default Value: 0
		Format: U5
Skin tone pixels enhancement threshold.		
	7:3	Reserved
		Access: RO
		Format: MBZ

COLOR_PROCESSING_STATE - TCC State		
	2:0	STE Slope Bits Default Value: 0 Format: U3 Skin tone pixels enhancement slope bits.
10	31:16	Inverse UVMax Color Default Value: 146 Format: U0.16 1 / UVMaxColor. Used for the SFs2 calculation.
	15:9	Reserved Access: RO Format: MBZ
	8:0	UVMax Color Default Value: 448 Format: U9 The maximum absolute value of the legal UV pixels. Used for the SFs2 calculation.

Color Calculator State Pointer Message Header Control

MHC_RT_CCSP - Color Calculator State Pointer Message Header Control

Size (in bits): 32
 Default Value: 0x00000000

DWord	Bit	Description				
0	31:6	Color Calculator State Pointer <table border="1"> <tr> <td>Format:</td> <td>GeneralStateOffset[31:6]</td> </tr> <tr> <td colspan="2">Specifies the 64-byte aligned point to the color calculator state. This pointer is relative to the General State Base Address.</td></tr> </table>	Format:	GeneralStateOffset[31:6]	Specifies the 64-byte aligned point to the color calculator state. This pointer is relative to the General State Base Address.	
Format:	GeneralStateOffset[31:6]					
Specifies the 64-byte aligned point to the color calculator state. This pointer is relative to the General State Base Address.						
5:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					



Color Code Message Header Control

MHC_RT_CC - Color Code Message Header Control		
DWord	Bit	Description
0	31:10	Reserved Access: RO Format: MBZ
	9:8	Color Code Format: U2 This ID is assigned by the Windower unit and is used to track synchronizing events. Reserved for HW implementation use
	7:0	FFTID Format: U8 This ID is assigned by the fixed function unit and is a unique identifier for the thread. It is used to free up resources used by the thread upon thread completion.

COMPRESSION_PAIR_BIT

COMPRESSION_PAIR_BIT													
DWord	Bit	Description											
0	1:0	COMPRESSION PAIRING BIT											
		This field defines which 2 cachelines are combined in a 128B memory compression block.											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Bit_6 [Default]</td> <td>Pairing bit is Addr[6]: Two consecutive cachelines form a 128B compression block.</td> </tr> <tr> <td>1h</td> <td>Bit_7</td> <td>Pairing bit is Addr[7]: Two cachelines with a 128B stride form a 128B compression block.</td> </tr> <tr> <td>2h</td> <td>Bit_8</td> <td>Pairing bit is Addr[8]: Two cachelines with a 256B stride form a 128B compression block.</td> </tr> </tbody> </table>		Value	Name	Description	0h	Bit_6 [Default]	Pairing bit is Addr[6]: Two consecutive cachelines form a 128B compression block.	1h	Bit_7	Pairing bit is Addr[7]: Two cachelines with a 128B stride form a 128B compression block.	2h
Value	Name	Description											
0h	Bit_6 [Default]	Pairing bit is Addr[6]: Two consecutive cachelines form a 128B compression block.											
1h	Bit_7	Pairing bit is Addr[7]: Two cachelines with a 128B stride form a 128B compression block.											
2h	Bit_8	Pairing bit is Addr[8]: Two cachelines with a 256B stride form a 128B compression block.											



ComputeCS Hardware-Detected Error Bit Definitions

ComputeCS Hardware-Detected Error Bit Definitions							
DWord	Bit	Description					
0	31:12	Reserved Access: RO Format: MBZ					
	11	Reserved Access: RO Format: MBZ					
	10:3	Reserved Access: RO Format: MBZ					
	2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.					
	1	Reserved Access: RO Format: MBZ					
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none">• Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).• Defeatured MI Instruction Opcodes: <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td></td><td>Instruction Error detected</td></tr></tbody></table> Programming Notes This error indications cannot be cleared except by reset (i.e., it is a fatal error).	Value	Name	Description	1	
Value	Name	Description					
1		Instruction Error detected					

Compute Engine Interrupt Vector

COMPUTE_INTR_VEC - Compute Engine Interrupt Vector						
DWord	Bit	Description				
0	15	<p>Catastrophic Error This interrupt signals that a unrecoverable error (for e.g. encountered fault when accessing a page mapped in Global GTT) during the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context</p>				
	14	<p>EU Restart Interrupt EU Restart Interrupt is generated by the GA fabric, and not by Render Command Streamer. GA routes this interrupt to GuC independently of Command Stream.</p>				
	13	<p>Context Stall Command streamer will generate a Context Stall interrupt when a high priority context gets stalled due to the other command streamer executing a normal priority or low priority context is "Run Alone" mode OR Command streamer will generate a Context Stall interrupt when a high priority context gets stalled while procuring run alone mode.</p>				
	12	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	CS Wait On Semaphore				
	10	Spare 10				
	9	CS TR Invalid Tile Detection				
	8	CS Context Switch Interrupt				
	7	<p>Page Fault Interrupt</p> <p>This interrupt is for handling Legacy Page Fault interface for all Command Streamers [BCS, RCS, VCS, VECS]. When Fault Repair Mode is enabled, Interrupt mask register value is not looked at to generate interrupt due to page fault. Please refer to vol1c "page fault support" section for more details.</p> <p>In Advanced (PRQ) Fault Interface is done through GUC interface.</p>				
	6	CS Watchdog Counter Expired				
	5	Spare 5				
	4	CS PIPE_CONTROL Notify				
	3	CS Error Interrupt				
	2:1	Spare 2				
	0	CS MI User Interrupt				



Context Descriptor Format

CONTEXT_DESCRIPTOR - Context Descriptor Format		
DWord	Bit	Description
This is the format of context descriptors which make up submitted execlists.		
Context ID is a unique field assigned by GFX driver when a new context is created by which it is identified across all hierarchies of SW and HW.		
<ul style="list-style-type: none">• Context ID is used for semaphore signaling by hardware and software.• Context ID matching is used by hardware to detect Lite Restore.• Context ID is used by hardware for page fault reporting and response with IOMMU.• Context switch reason and the associated Context ID are reported to Context Switch Status Buffer by hardware on a context switch.		
Context ID which is a 32 bit field is further divided in to following segments described below:		
<ul style="list-style-type: none">• Bits[63:58] (Bits 31:26 of Context ID) represents SW Counter• Bits[57:55] (Bits 25:23 of Context ID) are Reserved (Future)• Bits[54:39] (Bits 22:7of Context ID) represents SW Context ID which is a software assigned unique context ID. (supports 64K unique contexts across all virtual functions)• Bit[38] is Reserved, MBZ. (Future Expansion)• Bit[37:32] (Bit 5:0of Context ID) represents Virtual Function Number (when virtualization is enabled). This field contains the bits [5:0] of the Virtual Function Number. Set to zero when virtualization is not enabled.		
Hardware compares the following fields of the outgoing context to that of the incoming context to detect a lite restore. Lite restore is detected when the following fields are equal and the incoming context does not have the "Force Restore" bit set. On a lite restore hardware will only sample the tail pointer from memory (LRCA) and keep executing the ongoing context without initiating any context switch flows (Flush, Context Save, Context Restore). Lite restore is HW detected context switch optimization transparent to SW, Context Switch Status report and Context Switch Interrupt generation happens on a lite restore, Hardware Front End may temporarily get stalled from parsing new commands.		
<ul style="list-style-type: none">• DW1.SW Context ID• DW1.Virtual Function Number• DW0.Logical Ring Context Address (LRCA)• DW0. Reserved Bits[11:9]		
Context ID issued for comparing during lite restore and context specific OA enabling. Context ID is reported by hardware to OABUFFER along with the performance statistics counters, Context ID is used for filtering the statistics on per context basis.		

CONTEXT_DESCRIPTOR - Context Descriptor Format

0..1	63:58	Context ID - SW Counter Bits 31:26 of Context ID represents SW Counter.										
	57:55	Reserved										
	54:39	Context ID - SW Context ID Bits 22:7 of Context ID represents SW Context ID, which is a software assigned unique context ID. (supports 64K unique contexts across all virtual functions)										
	38	Reserved										
		Format: MBZ										
	37:32	Context ID - Virtual Function Number Bits 5:0 of Context ID represents the Virtual Function Number (when virtualization is enabled). Set to zero when virtualization is not enabled. This field contains the bits [5:0] of the Virtual Function Number.										
	31:12	Logical Ring Context Address (LRCA) Format: GraphicsAddress[31:12] This field contains the 4 KB-aligned address of the Logical Ring Context associated with this execlist element. LRCA must be always programmed in GGTT memory.										
	11	Reserved										
		Access: RO										
		Format: MBZ										
10:9	Context Priority This field indicates the prioritization of the thread dispatch associated with the corresponding context. Note that Render Engine and Compute Engine are executing contexts of their own with the corresponding priority programmed. For e.g.: When Compute Engine is executing lower priority context when compared to the context executed by render engine, then threads dispatched from render engine (3D - VS, HS, DS, GS & PSD and GPGPU -TSG threads corresponding to render engine) are given priority over the TSG threads dispatched for compute engine.	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th> <th style="text-align: center; background-color: #e0e0ff;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Low Priority</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Normal Priority</td> </tr> <tr> <td style="text-align: center;">2</td> <td>High Priority</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td>This field is only functional for RenderCS and ComputeCS and must be only programmed for context descriptor submitted to RenderCS and ComputeCS.</td> </tr> </tbody> </table>	Value	Name	0	Low Priority	1	Normal Priority	2	High Priority	Programming Notes	This field is only functional for RenderCS and ComputeCS and must be only programmed for context descriptor submitted to RenderCS and ComputeCS.
Value	Name											
0	Low Priority											
1	Normal Priority											
2	High Priority											
Programming Notes												
This field is only functional for RenderCS and ComputeCS and must be only programmed for context descriptor submitted to RenderCS and ComputeCS.												
Privilege Access	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Description</th> </tr> </thead> <tbody> <tr> <td>This field when set indicates PPGTT enabled.</td> </tr> </tbody> </table>	Description	This field when set indicates PPGTT enabled.									
Description												
This field when set indicates PPGTT enabled.												

CONTEXT_DESCRIPTOR - Context Descriptor Format

Programming Notes		
This field must be always set.		
Fault Handling		
7:6	Source:	CommandStreamer
Value	Name	Description
0h	Fault and Hang	Fault model is not supported, and fault occurrence is treated as catastrophic. GAM indicates Fault Error to Command streamer. Fault Error interrupt is reported to scheduler. CommandStreamer will not initiate context switch on occurrence of Fault Error.
1h	Fault and Halt	In this mode of operation faults are detected and corrected in the Page Walker. The client unit is stalled until the fault is corrected. The command streamer cannot preempt the context until the page fault condition is corrected and the access is completed. Restriction : When both coherent memory accesses are present in L3 memory fabric and OS-managed SVM is enabled, there are TLB invalidate deadlock conditions that require Fault-and-Stream fault mode instead of Fault-and-Halt.
Others	Reserved	Reserved
Programming Notes		
When execlist mode is set to "Legacy Context mode" Fault Handling mode must be set to "Fault and Hang." For proper programming for Page Fault modes, refer to memory interface section of the Bspec for the corresponding generation.		
5	Reserved	
	Access:	RO
	Format:	MBZ
4:3	Addressing Mode & Legacy Context	
	Format:	U2
Legacy context set indicates GPU is operating in legacy context mode of operation and doesn't support any SVM features. Legacy context reset indicates GPU is operating in advanced context mode of operation and support SVM features. Based on the Context mode set Addressing mode is interpreted appropriately. The table below summarizes the combinations supported. GFX engine always uses 32b virtual addressing mode when translated using GGTT irrespective of below options.		
Value	Name	Description
01b	Legacy Context with no 64 bit VA support	GPU is enabled for legacy context mode of operation and DOESN'T support any SVM features. GPU supports 32b PPGTT graphics virtual addressing. PDP*_DESCRIPTOR contains the base address to 4GB of memory space supported.

CONTEXT_DESCRIPTOR - Context Descriptor Format

		11b	Legacy Context with 64 bit VA support	GPU is enabled for legacy context mode of operation and DOESN'T support any SVM features. GPU supports 64b (48bit canonical) PPGTT graphics virtual addressing and PDP0_DESCRIPTOR contains the base address to PML4 and other PDP Descriptors are ignored.				
	2	Force Restore		<p>Setting this bit will force a context restore operation when switching to this context even if the LRCA in the CCID register (normally the LRCA of the last context from the prior execlist) matches this one.</p> <p>Note that it is legal (and likely desirable) for the Render Context Restore Inhibit bit (part of the CTXT_SR_CTL register) in the context image being restored to also be set. The "ring" context is being forced to be restored from a newly initialized context despite a possible LRCA match. However, the render context for such a newly initialized context will likely be uninitialized and so should not be restored.</p>				
	1	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO							
Format:	MBZ							
	0	Valid		<p>Set if this register holds a valid context descriptor. SW should set this bit in the Element registers that it has set up to contain valid context descriptors. Any execlist elements that are not used in a submitted execlist must have this bit clear.</p>				

Context Status

Context Status					
DWord	Bit	Description			
0	31:26	Context ID To SW Counter			
		Format:	U6		
	25:10	Context ID To SW Context ID			
		Format:	U16		
		0xFFFF: Is reserved to indicate HW idle state. "Ctx-ID To SW Context-ID" set to 0xFFFF in the report indicates HW went to Idle following this context switch. Indicate Active to Idle switch			
	9:4	Engine Instance			
		Format:	U6		
	3:0	Switch Detail			
		Format:	U4		
		Any values not listed below are reserved.			
		Value	Name		
		0	Context Complete		
		1	Wait on Sync Flip		
		2	Wait on VBlank		
		3	Wait on Scanline		
		4	Wait on Semaphore		
		5	Context Pre-empted		
		[6h-Fh]	Reserved		
1	31:26	Context ID Away SW Counter			
		Format:	U6		

Context Status													
	25:10	Context ID Away SW Context ID <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>0xFFFF: Is reserved to indicate HW idle state. Ctxt-ID Away SW Context-ID set to 0xFFFF in the CSB report indicates HW was Idle with no valid context at the time of context switch. Indicates Idle to Active switch.</p>	Format:	U16									
Format:	U16												
	9:2	Wait Detail <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>This field is only valid when "Switch Detail" indicates "Wait on Sync Flip" or "Wait on Scanline" or "Wait on VBlank" or "Wait on Semaphore".</p> <ul style="list-style-type: none"> • This field indicates the Display Plane ID when the "Switch Detail" indicates "Wait on Sync Flip". • This field indicates the Display PipeID when the "Switch Detail" indicates "Wait on Scanline" or "Wait on VBlank". • This field indicates the Wait Token Number when the "Switch Detail" indicates "Wait on Semaphore". <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,27]</td><td>Wait on Display</td><td>The value entered here is the Display Plane ID.</td></tr> <tr> <td>[0,255]</td><td>Wait on Semaphore</td><td>The value entered here is the Wait Token Number.</td></tr> </tbody> </table>	Format:	U8	Value	Name	Description	[0,27]	Wait on Display	The value entered here is the Display Plane ID.	[0,255]	Wait on Semaphore	The value entered here is the Wait Token Number.
Format:	U8												
Value	Name	Description											
[0,27]	Wait on Display	The value entered here is the Display Plane ID.											
[0,255]	Wait on Semaphore	The value entered here is the Wait Token Number.											
	1	Switched to New Queue <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>False</td></tr> <tr> <td>1</td><td>True</td></tr> </tbody> </table>	Value	Name	0	False	1	True					
Value	Name												
0	False												
1	True												
	0	Semaphore Wait Mode <p>This field indicates the Semaphore Wait Mode (Poll or Signal) when the context switch is due to "Wait on Semaphore". This field is only valid when "Switch Detail" indicates "Wait on Semaphore".</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Signal Mode</td></tr> <tr> <td>1</td><td>Poll Mode</td></tr> </tbody> </table>	Value	Name	0	Signal Mode	1	Poll Mode					
Value	Name												
0	Signal Mode												
1	Poll Mode												

CPS_STATE

CPS_STATE																													
DWord	Bit	Description																											
0	31:29	<p>Combiner0 Opcode for CPsize computation</p> <table border="1"> <thead> <tr> <th colspan="3">Description</th> </tr> </thead> <tbody> <tr> <td colspan="3">This field defines the first combiner to determine the intermediate CPsize. All the inputs and the output of this combiner must be conservatively sanitized to the supported CPsize i.e. {1,2,4} X {1,2,4} - {(1,4),4,1}.</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>PASSTHROUGH</td><td>Passthrough. C.xy = A.xy (takes the pipeline state value i.e. from CPS_MODE_CONSTANT or CPS_MODE_RADIAL)</td></tr> <tr> <td>01h</td><td>OVERRIDE</td><td>Override. C.xy = B.xy (take the value from the Per-primitive)</td></tr> <tr> <td>02h</td><td>HIGH_QUALITY</td><td>Higher quality. C.xy = min(A.xy, B.xy) i.e. take the min of theseCPsizes : pipeline state value and per-primitive</td></tr> <tr> <td>03h</td><td>LOW_QUALITY</td><td>Lower quality. C.xy = max(A.xy, B.xy)i.e. take the max of these CPsizes : pipeline state value and per-primitive</td></tr> <tr> <td>04h</td><td>RELATIVE</td><td>Apply cost B relative to A. C.xy = min(maxRate, A.xy + B.xy), here maxRate = 4 Computed value in this case is min of maxRate and sum of these CPsizes : pipeline state and per-primitive</td></tr> <tr> <td>05h,06h,07h</td><td>RESERVED</td><td></td></tr> </tbody> </table>	Description			This field defines the first combiner to determine the intermediate CPsize. All the inputs and the output of this combiner must be conservatively sanitized to the supported CPsize i.e. {1,2,4} X {1,2,4} - {(1,4),4,1}.			Value	Name	Description	0h	PASSTHROUGH	Passthrough. C.xy = A.xy (takes the pipeline state value i.e. from CPS_MODE_CONSTANT or CPS_MODE_RADIAL)	01h	OVERRIDE	Override. C.xy = B.xy (take the value from the Per-primitive)	02h	HIGH_QUALITY	Higher quality. C.xy = min(A.xy, B.xy) i.e. take the min of theseCPsizes : pipeline state value and per-primitive	03h	LOW_QUALITY	Lower quality. C.xy = max(A.xy, B.xy)i.e. take the max of these CPsizes : pipeline state value and per-primitive	04h	RELATIVE	Apply cost B relative to A. C.xy = min(maxRate, A.xy + B.xy), here maxRate = 4 Computed value in this case is min of maxRate and sum of these CPsizes : pipeline state and per-primitive	05h,06h,07h	RESERVED	
Description																													
This field defines the first combiner to determine the intermediate CPsize. All the inputs and the output of this combiner must be conservatively sanitized to the supported CPsize i.e. {1,2,4} X {1,2,4} - {(1,4),4,1}.																													
Value	Name	Description																											
0h	PASSTHROUGH	Passthrough. C.xy = A.xy (takes the pipeline state value i.e. from CPS_MODE_CONSTANT or CPS_MODE_RADIAL)																											
01h	OVERRIDE	Override. C.xy = B.xy (take the value from the Per-primitive)																											
02h	HIGH_QUALITY	Higher quality. C.xy = min(A.xy, B.xy) i.e. take the min of theseCPsizes : pipeline state value and per-primitive																											
03h	LOW_QUALITY	Lower quality. C.xy = max(A.xy, B.xy)i.e. take the max of these CPsizes : pipeline state value and per-primitive																											
04h	RELATIVE	Apply cost B relative to A. C.xy = min(maxRate, A.xy + B.xy), here maxRate = 4 Computed value in this case is min of maxRate and sum of these CPsizes : pipeline state and per-primitive																											
05h,06h,07h	RESERVED																												
28:26	28:26	<p>Combiner1 Opcode for CPsize</p> <table border="1"> <thead> <tr> <th colspan="3">Description</th> </tr> </thead> <tbody> <tr> <td colspan="3">This field defines the second combiner to determine the final CPsize. All the inputs and the output of this combiner must be conservatively sanitized to the supported CPsize i.e. {1,2,4} X {1,2,4} - {(1,4),4,1}.</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>PASSTHROUGH</td><td>Passthrough. C.xy = A.xy (takes the Combiner0 CPsize)</td></tr> <tr> <td>01h</td><td>OVERRIDE</td><td>Override. C.xy = B.xy (take the value from the Input Image)</td></tr> <tr> <td>02h</td><td>HIGH_QUALITY</td><td>Higher quality. C.xy = min(A.xy, B.xy) i.e. take the min of theseCPsizes : Combiner0 CPsize and input-image based CPsize</td></tr> <tr> <td>03h</td><td>LOW_QUALITY</td><td>Lower quality. C.xy = max(A.xy, B.xy)i.e. take the max of these CPsizes : Combiner0 output and input-image based CPsize</td></tr> </tbody> </table>	Description			This field defines the second combiner to determine the final CPsize. All the inputs and the output of this combiner must be conservatively sanitized to the supported CPsize i.e. {1,2,4} X {1,2,4} - {(1,4),4,1}.			Value	Name	Description	0h	PASSTHROUGH	Passthrough. C.xy = A.xy (takes the Combiner0 CPsize)	01h	OVERRIDE	Override. C.xy = B.xy (take the value from the Input Image)	02h	HIGH_QUALITY	Higher quality. C.xy = min(A.xy, B.xy) i.e. take the min of theseCPsizes : Combiner0 CPsize and input-image based CPsize	03h	LOW_QUALITY	Lower quality. C.xy = max(A.xy, B.xy)i.e. take the max of these CPsizes : Combiner0 output and input-image based CPsize						
Description																													
This field defines the second combiner to determine the final CPsize. All the inputs and the output of this combiner must be conservatively sanitized to the supported CPsize i.e. {1,2,4} X {1,2,4} - {(1,4),4,1}.																													
Value	Name	Description																											
0h	PASSTHROUGH	Passthrough. C.xy = A.xy (takes the Combiner0 CPsize)																											
01h	OVERRIDE	Override. C.xy = B.xy (take the value from the Input Image)																											
02h	HIGH_QUALITY	Higher quality. C.xy = min(A.xy, B.xy) i.e. take the min of theseCPsizes : Combiner0 CPsize and input-image based CPsize																											
03h	LOW_QUALITY	Lower quality. C.xy = max(A.xy, B.xy)i.e. take the max of these CPsizes : Combiner0 output and input-image based CPsize																											

CPS_STATE																			
		04h	RELATIVE	Apply cost B relative to A. C.xy = min(maxRate, A.xy + B.xy), here maxRate = 4 Computed value in this case is min of maxRate and sum of these CPsizes : Combiner0 CPsize and input-image based CPsize															
		05h, 06h, 07h	RESERVED																
25:15	MinCPSIZEY																		
	Format:		S3.7																
This bit-field defines the minimum shading ratio in Y dimension in screen space. This value is used only when Coarse Pixel Shading is enabled. It also defines the floor of the non-quantized CPSIZEY for CPS_MODE_RADIAL. HW quantizes this value to determine Decoupled Rate. This value is used to clamp the CPSIZEY for the lowest bound.																			
14	ScaleAxis																		
	Format:		U1																
This bit defines which dimension (along X- or Y- axis) should be scaled when computing Coarse Pixel Size values along ellipse in CPS_MODE_RADIAL.																			
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>X axis</td><td>Use aspect to scale X-dimension</td></tr> <tr> <td>1h</td><td>Y axis</td><td>Use aspect to scale Y-dimension</td></tr> </tbody> </table>					Value	Name	Description	0h	X axis	Use aspect to scale X-dimension	1h	Y axis	Use aspect to scale Y-dimension						
Value	Name	Description																	
0h	X axis	Use aspect to scale X-dimension																	
1h	Y axis	Use aspect to scale Y-dimension																	
13:12	Coarse Pixel Shading Mode																		
	Format:		U2																
This bit-field defines Coarse Pixel Shading Mode.																			
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>CPS_MODE_NONE</td><td>Coarse Pixel Shading is disabled. HW may be required to drive default values to shader inputs e.g. ScaleX = ScaleY = 1 and LODCompX = LODCompY = 1.</td></tr> <tr> <td>1h</td><td>CPS_MODE_CONSTANT</td><td>Coarse Pixel Shading Ratios are defined per DRAW based on MinCPSIZEX and MinCPSIZEY fields in this state (constant across render target).</td></tr> <tr> <td>2h</td><td>CPS_MODE_RADIAL</td><td>Coarse Pixel Shading Ratio varies radially from a focal point defined by (X_Focal, Y_Focal) relative to the viewport X/Y origin. This mode is typically used when there is Depth of Field or Ring of Confusion camera effects are desired.</td></tr> <tr> <td>3h</td><td>Reserved</td><td></td></tr> </tbody> </table>					Value	Name	Description	0h	CPS_MODE_NONE	Coarse Pixel Shading is disabled. HW may be required to drive default values to shader inputs e.g. ScaleX = ScaleY = 1 and LODCompX = LODCompY = 1.	1h	CPS_MODE_CONSTANT	Coarse Pixel Shading Ratios are defined per DRAW based on MinCPSIZEX and MinCPSIZEY fields in this state (constant across render target).	2h	CPS_MODE_RADIAL	Coarse Pixel Shading Ratio varies radially from a focal point defined by (X_Focal, Y_Focal) relative to the viewport X/Y origin. This mode is typically used when there is Depth of Field or Ring of Confusion camera effects are desired.	3h	Reserved	
Value	Name	Description																	
0h	CPS_MODE_NONE	Coarse Pixel Shading is disabled. HW may be required to drive default values to shader inputs e.g. ScaleX = ScaleY = 1 and LODCompX = LODCompY = 1.																	
1h	CPS_MODE_CONSTANT	Coarse Pixel Shading Ratios are defined per DRAW based on MinCPSIZEX and MinCPSIZEY fields in this state (constant across render target).																	
2h	CPS_MODE_RADIAL	Coarse Pixel Shading Ratio varies radially from a focal point defined by (X_Focal, Y_Focal) relative to the viewport X/Y origin. This mode is typically used when there is Depth of Field or Ring of Confusion camera effects are desired.																	
3h	Reserved																		
Programming Notes It is a valid configuration to set the CPS mode other than CPS_MODE_NONE and request per-pixel dispatch in 3DSTATE_PS_EXTRA. In such case, 3DSTATE_PS_EXTRA configuration overrides 3DSTATE_CPS configuration, and effective CPS mode is set to CPS_MODE_NONE for this draw primitive.																			

CPS_STATE

		<p>It is an INVALID configuration to set the CPS mode other than CPS_MODE_NONE and request per-sample dispatch in 3DSTATE_PS_EXTRA. Such configuration should be disallowed at the API level, and rendering results are undefined.</p> <p>It is a valid configuration to set the CPS mode to CPS_MODE_NONE and at the same time set Pixel Shader Is Per Coarse Pixel in 3DSTATE_PS_EXTRA. In such case, 3DSTATE_PS_EXTRA bit is ignored and shader is dispatched at pixel-rate; shader inputs specific to coarse-rate have undefined value (ActualCoarsePixelSize for example).</p>				
	11	<p>Statistics Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable		
Format:	Enable					
	10:0	<p>MinCPSizeX</p> <table border="1"> <tr> <td>Format:</td> <td>S3.7</td> </tr> </table> <p>This bit-field defines the minimum shading ratio in X dimension in screen space. This value is used only when Coarse Pixel Shading is enabled. It also defines the floor of the non-quantized ScaleX for Mode 1. HW quantizes this value to determine Decoupled Rate.</p>	Format:	S3.7		
Format:	S3.7					
1	31:27	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	26:16	<p>MaxCPSizeY</p> <table border="1"> <tr> <td>Format:</td> <td>S3.7</td> </tr> </table> <p>This bit-field defines the maximum shading ratio in Y dimension in screen space. This value is used only when Coarse Pixel Shading is enabled and Coarse Pixel Shading Mode is set to CPS_MODE_RADIAL. This value is used to clamp the CPSizeY for the highest bound. MaxCPSizeY must be greater than or equal to MinCPSizeY when this value is used.</p>	Format:	S3.7		
Format:	S3.7					
	15:11	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	10:0	<p>MaxCPSizeX</p> <table border="1"> <tr> <td>Format:</td> <td>S3.7</td> </tr> </table> <p>This bit-field defines the maximum shading ratio in X dimension in screen space. This value is used only when Coarse Pixel Shading is enabled and Coarse Pixel Shading Mode is set to CPS_MODE_RADIAL. This value is used to clamp the CPSizeX for the highest bound. MaxCPSizeX must be greater than or equal to MinCPSizeX when this value is used.</p>	Format:	S3.7		
Format:	S3.7					
2	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	<p>Y_Focal</p> <table border="1"> <tr> <td>Format:</td> <td>S15</td> </tr> </table> <p>This field defines the Y-coordinate for a focal point with respect to which shading ratio is computed in CPS_MODE_RADIAL.</p>	Format:	S15		
Format:	S15					

CPS_STATE						
		Programming Notes				
The valid data range is (-2^14 to 2^14-1)						
3	31:16	Reserved				
		Access:	RO			
3	15:0	Format:	MBZ			
		X_Focal				
		Format:	S15			
		This field defines the X-coordinate for a focal point with respect to which shading ratio is computed in CPS_MODE_RADIAL.				
Programming Notes						
The valid data range is (-2^14 to 2^14-1)						
4	31:0	My				
		Format:	IEEE_FLOAT32			
		This field defines the slope of the transfer function for computing CPSIZEY for CPS_MODE_RADIAL.				
		Programming Notes				
SW needs to compute this from API supplied parameters:						
5	31:0	(M _x , M _y) = (S _x ^{max} -S _x ^{min} , S _y ^{max} -S _y ^{min}) R _{max} -R _{min} R _{max} -R _{min}				
		My must be greater than or equal to zero				
		Mx				
		Format:	IEEE_FLOAT32			
This field defines the slope of the transfer function for computing CPSIZEX for CPS_MODE_RADIAL.						
5	31:0	Programming Notes				
		SW needs to compute this from API supplied parameters:				
		(M _x , M _y) = (S _x ^{max} -S _x ^{min} , S _y ^{max} -S _y ^{min}) R _{max} -R _{min} R _{max} -R _{min}				
		Mx must be greater than or equal to zero				
6	31:0	Rmin				
		Format:	IEEE_FLOAT32			
This field defines (smaller) radius of the inner ellipse for CPS_MODE_RADIAL. All points on inner ellipse have coarse point size = (MinCPSIZEX, MinCPSIZEY).						

CPS_STATE		
7	31:0	Aspect Format: IEEE_FLOAT32
		This field defines aspect for both inner and outer ellipses in CPS_MODE_RADIAL. The aspect parameter must be within <0,1> range and Driver must program it as ratio of smallest ellipse radius to larger ellipse radius: Aspect = min(radiusX, radiusY) / max(radiusX, radiusY) where radiusX and radiusY define ellipse radius along x- and y- axes respectively. Note: Aspect must be same for both inner and outer ellipses.

CSC COEFFICIENT FORMAT

CSC COEFFICIENT FORMAT																										
DWord	Bit	Description																								
0	15	<p>Sign</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive</td> </tr> <tr> <td>1b</td> <td>Negative</td> </tr> </tbody> </table>	Value	Name	0b	Positive	1b	Negative																		
Value	Name																									
0b	Positive																									
1b	Negative																									
	14:12	<p>Exponent_bits Represented as $2^{(-n)}$</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>110b</td> <td>4</td> <td>4 or mantissa is bb.bbbbbbbb</td> </tr> <tr> <td>111b</td> <td>2</td> <td>2 or mantissa is b.bbbbbbbb</td> </tr> <tr> <td>000b</td> <td>1</td> <td>1 or mantissa is 0.bbbbbbbb</td> </tr> <tr> <td>001b</td> <td>0.5</td> <td>0.5 or mantissa is 0.0bbbbbbbb</td> </tr> <tr> <td>010b</td> <td>0.25</td> <td>0.25 or mantissa is 0.00bbbbbbbb</td> </tr> <tr> <td>011b</td> <td>0.125</td> <td>0.125 or mantissa is 0.000bbbbbbb</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	110b	4	4 or mantissa is bb.bbbbbbbb	111b	2	2 or mantissa is b.bbbbbbbb	000b	1	1 or mantissa is 0.bbbbbbbb	001b	0.5	0.5 or mantissa is 0.0bbbbbbbb	010b	0.25	0.25 or mantissa is 0.00bbbbbbbb	011b	0.125	0.125 or mantissa is 0.000bbbbbbb	Others	Reserved	Reserved
Value	Name	Description																								
110b	4	4 or mantissa is bb.bbbbbbbb																								
111b	2	2 or mantissa is b.bbbbbbbb																								
000b	1	1 or mantissa is 0.bbbbbbbb																								
001b	0.5	0.5 or mantissa is 0.0bbbbbbbb																								
010b	0.25	0.25 or mantissa is 0.00bbbbbbbb																								
011b	0.125	0.125 or mantissa is 0.000bbbbbbb																								
Others	Reserved	Reserved																								
	11:3	Mantissa																								
	2:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																				
Access:	RO																									
Format:	MBZ																									

D8 Data Payload

D8_PAYLOAD - D8 Data Payload						
DWord	Bit	Description				
0	511:256	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
255:0	d8 <table border="1"> <tr> <td>Format:</td><td>U8[32]</td></tr> <tr> <td colspan="2">Specifies the 8-bit data value for SIMD message channels 0..31</td></tr> </table>	Format:	U8[32]	Specifies the 8-bit data value for SIMD message channels 0..31		
Format:	U8[32]					
Specifies the 8-bit data value for SIMD message channels 0..31						

D16 Data Payload

D16_PAYLOAD - D16 Data Payload				
DWord	Bit	Description		
0	511:0	<p>d16</p> <table border="1"> <tr> <td>Format:</td> <td>U16[32]</td> </tr> </table> <p>Specifies the 16-bit data value for SIMD message channels 0..31</p>	Format:	U16[32]
Format:	U16[32]			



D32 Data Payload

D32_PAYLOAD - D32 Data Payload		
DWord	Bit	Description
0	1023:0	d32 Format: U32[32] Specifies the 32-bit data value for SIMT message channels 0..31

D32 Data Payload SIMT8

D32_PAYLOAD_SIMT8 - D32 Data Payload SIMT8				
DWord	Bit	Description		
0	255:0	<p>d32</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> </table> <p>Specifies the 32-bit data value for SIMT message channels 0..7</p>	Format:	U32[8]
Format:	U32[8]			



D32 Data Payload SIMT16

D32_PAYLOAD_SIMT16 - D32 Data Payload SIMT16		
DWord	Bit	Description
0	511:0	d32 Format: U32[16] Specifies the 32-bit data value for SIMT message channels 0..15

D32 Two Source Atomic Payload

D32_2SRC_ATM_PAYLOAD - D32 Two Source Atomic Payload				
DWord	Bit	Description		
0	2047:1024	<p>src1</p> <table border="1"> <tr> <td>Format:</td> <td>U32[32]</td> </tr> </table> <p>Specifies the second operand of the atomic operation for SIMT lanes 0..31</p>	Format:	U32[32]
Format:	U32[32]			
1023:0	<p>src0</p> <table border="1"> <tr> <td>Format:</td> <td>U32[32]</td> </tr> </table> <p>Specifies the first operand of the atomic operation for SIMT lanes 0..31</p>	Format:	U32[32]	
Format:	U32[32]			



D32 Two Source SIMT8 Atomic Payload

D32_2SRC_ATM_PAYLOAD_SIMT8 - D32 Two Source SIMT8 Atomic Payload		
DWord	Bit	Description
0	511:256	src1 Format: U32[8] Specifies the second operand of the atomic operation for SIMT lanes 0..7
	255:0	src0 Format: U32[8] Specifies the first operand of the atomic operation for SIMT lanes 0..7

D32 Two Source SIMT16 Atomic Payload

D32_2SRC_ATM_PAYLOAD_SIMT16 - D32 Two Source SIMT16 Atomic Payload				
DWord	Bit	Description		
0	1023:512	src1 <table border="1"> <tr> <td>Format:</td> <td>U32[16]</td> </tr> </table> <p>Specifies the second operand of the atomic operation for SIMT lanes 0..15</p>	Format:	U32[16]
Format:	U32[16]			
511:0	src0 <table border="1"> <tr> <td>Format:</td> <td>U32[16]</td> </tr> </table> <p>Specifies the first operand of the atomic operation for SIMT lanes 0..15</p>	Format:	U32[16]	
Format:	U32[16]			



D64 Data Payload

D64_PAYLOAD - D64 Data Payload		
DWord	Bit	Description
0	2047:0	d64 Format: U64[32] Specifies the 64-bit data value for SIMT message channels 0..31

D64 Data Payload SIMT16

D64_PAYLOAD_SIMT16 - D64 Data Payload SIMT16				
DWord	Bit	Description		
0	1023:0	<p>d64</p> <table border="1"> <tr> <td>Format:</td> <td>U64[16]</td> </tr> </table> <p>Specifies the 64-bit data value for SIMT message channels 0..15</p>	Format:	U64[16]
Format:	U64[16]			



D64 Two Source Atomic Payload

D64 Two Source SIMT8 Atomic Payload

D64_2SRC_ATM_PAYLOAD_SIMT8 - D64 Two Source SIMT8 Atomic Payload				
DWord	Bit	Description		
0	1023:512	src1 <table border="1"> <tr> <td>Format:</td> <td>U64[8]</td> </tr> </table> <p>Specifies the second operand of the atomic operation for SIMT lanes 0...7</p>	Format:	U64[8]
Format:	U64[8]			
511:0	src0 <table border="1"> <tr> <td>Format:</td> <td>U64[8]</td> </tr> </table> <p>Specifies the first operand of the atomic operation for SIMT lanes 0...7</p>	Format:	U64[8]	
Format:	U64[8]			



D64 Two Source SIMT16 Atomic Payload

D64_2SRC_ATM_PAYLOAD_SIMT16 - D64 Two Source SIMT16 Atomic Payload		
DWord	Bit	Description
0	2047:1024	src1 Format: U64[16] Specifies the second operand of the atomic operation for SIMT lanes 0...15
	1023:0	src0 Format: U64[16] Specifies the first operand of the atomic operation for SIMT lanes 0...15

Data Port 0 Message Types

MT_DPO - Data Port 0 Message Types																														
DWord	Bit	Description																												
0	4	Legacy DAP-DC Message Legacy Message																												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No [Default]</td> <td>Legacy DAP-DC Message</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td>Scratch Block Message, descriptor uses different Message Type encoding</td> </tr> </tbody> </table>		Value	Name	Description	0h	No [Default]	Legacy DAP-DC Message	1h	Reserved	Scratch Block Message, descriptor uses different Message Type encoding																		
Value	Name	Description																												
0h	No [Default]	Legacy DAP-DC Message																												
1h	Reserved	Scratch Block Message, descriptor uses different Message Type encoding																												
	3:0	Message Type Specifies type of message																												
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>MT0R_B [Default]</td> <td>Block Read message</td> </tr> <tr> <td>01h</td> <td>MT0R_AB</td> <td>Aligned Block Read message</td> </tr> <tr> <td>03h</td> <td>MT0R_DWS</td> <td>Dword Scattered Read message</td> </tr> <tr> <td>04h</td> <td>MT0R_BS</td> <td>Byte Scattered Read message</td> </tr> <tr> <td>08h</td> <td>MT0W_B</td> <td>Block Write message</td> </tr> <tr> <td>0Bh</td> <td>MT0W_DWS</td> <td>Dword Scattered Write message</td> </tr> <tr> <td>0Ch</td> <td>MT0W_BS</td> <td>Byte Scattered Write message</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>		Value	Name	Description	00h	MT0R_B [Default]	Block Read message	01h	MT0R_AB	Aligned Block Read message	03h	MT0R_DWS	Dword Scattered Read message	04h	MT0R_BS	Byte Scattered Read message	08h	MT0W_B	Block Write message	0Bh	MT0W_DWS	Dword Scattered Write message	0Ch	MT0W_BS	Byte Scattered Write message	Others	Reserved	Ignored
Value	Name	Description																												
00h	MT0R_B [Default]	Block Read message																												
01h	MT0R_AB	Aligned Block Read message																												
03h	MT0R_DWS	Dword Scattered Read message																												
04h	MT0R_BS	Byte Scattered Read message																												
08h	MT0W_B	Block Write message																												
0Bh	MT0W_DWS	Dword Scattered Write message																												
0Ch	MT0W_BS	Byte Scattered Write message																												
Others	Reserved	Ignored																												

Data Port 1 Message Types

MT_DP1 - Data Port 1 Message Types																																																																													
DWord	Bit	Description																																																																											
0	4:0	<p>Message Type Specifies type of message</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>01h</td><td>MT1R_US</td><td>Untyped Surface Read message</td></tr> <tr><td>02h</td><td>MT1A_UI</td><td>Untyped Atomic Integer Operation message</td></tr> <tr><td>03h</td><td>MT1A_UHI</td><td>Untyped Atomic Half Integer Operation message</td></tr> <tr><td>04h</td><td>MT1R_MB</td><td>Media Block Read message</td></tr> <tr><td>05h</td><td>MT1R_TS</td><td>Typed Surface Read message</td></tr> <tr><td>06h</td><td>MT1A_TA</td><td>Typed Atomic Integer Operation message</td></tr> <tr><td>07h</td><td>MT1A_TAH</td><td>Typed Atomic Half Integer Operation message</td></tr> <tr><td>08h</td><td>Reserved</td><td>Ignored</td></tr> <tr><td>09h</td><td>MT1W_US</td><td>Untyped Surface Write message</td></tr> <tr><td>0Ah</td><td>MT1W_MB</td><td>Media Block Write message</td></tr> <tr><td>0Bh</td><td>MT1A_TC</td><td>Typed Atomic Counter Operation message</td></tr> <tr><td>0Ch</td><td>MT1A_TCH</td><td>Typed Atomic Half Counter Operation message</td></tr> <tr><td>0Dh</td><td>MT1W_TS</td><td>Typed Surface Write message</td></tr> <tr><td>0Eh</td><td>Reserved</td><td>Ignored</td></tr> <tr><td>10h</td><td>MT1R_A64_SB</td><td>A64 Scattered Read message</td></tr> <tr><td>11h</td><td>MT1R_A64_US</td><td>A64 Untyped Surface Read message</td></tr> <tr><td>12h</td><td>MT1A_A64_UI</td><td>A64 Untyped Atomic Integer Operation message</td></tr> <tr><td>13h</td><td>MT1A_A64_UHI</td><td>A64 Untyped Atomic Half Integer Operation message</td></tr> <tr><td>14h</td><td>MT1R_A64_B</td><td>A64 Block Read message</td></tr> <tr><td>15h</td><td>MT1W_A64_B</td><td>A64 Block Write message</td></tr> <tr><td>18h</td><td>Reserved</td><td>Ignored</td></tr> <tr><td>19h</td><td>MT1W_A64_US</td><td>A64 Untyped Surface Write message</td></tr> <tr><td>1Ah</td><td>MT1W_A64_SB</td><td>A64 Scattered Write message</td></tr> <tr><td>1Bh</td><td>MT1A_UF</td><td>Untyped Atomic Float Operation message</td></tr> </tbody> </table>	Value	Name	Description	01h	MT1R_US	Untyped Surface Read message	02h	MT1A_UI	Untyped Atomic Integer Operation message	03h	MT1A_UHI	Untyped Atomic Half Integer Operation message	04h	MT1R_MB	Media Block Read message	05h	MT1R_TS	Typed Surface Read message	06h	MT1A_TA	Typed Atomic Integer Operation message	07h	MT1A_TAH	Typed Atomic Half Integer Operation message	08h	Reserved	Ignored	09h	MT1W_US	Untyped Surface Write message	0Ah	MT1W_MB	Media Block Write message	0Bh	MT1A_TC	Typed Atomic Counter Operation message	0Ch	MT1A_TCH	Typed Atomic Half Counter Operation message	0Dh	MT1W_TS	Typed Surface Write message	0Eh	Reserved	Ignored	10h	MT1R_A64_SB	A64 Scattered Read message	11h	MT1R_A64_US	A64 Untyped Surface Read message	12h	MT1A_A64_UI	A64 Untyped Atomic Integer Operation message	13h	MT1A_A64_UHI	A64 Untyped Atomic Half Integer Operation message	14h	MT1R_A64_B	A64 Block Read message	15h	MT1W_A64_B	A64 Block Write message	18h	Reserved	Ignored	19h	MT1W_A64_US	A64 Untyped Surface Write message	1Ah	MT1W_A64_SB	A64 Scattered Write message	1Bh	MT1A_UF	Untyped Atomic Float Operation message
Value	Name	Description																																																																											
01h	MT1R_US	Untyped Surface Read message																																																																											
02h	MT1A_UI	Untyped Atomic Integer Operation message																																																																											
03h	MT1A_UHI	Untyped Atomic Half Integer Operation message																																																																											
04h	MT1R_MB	Media Block Read message																																																																											
05h	MT1R_TS	Typed Surface Read message																																																																											
06h	MT1A_TA	Typed Atomic Integer Operation message																																																																											
07h	MT1A_TAH	Typed Atomic Half Integer Operation message																																																																											
08h	Reserved	Ignored																																																																											
09h	MT1W_US	Untyped Surface Write message																																																																											
0Ah	MT1W_MB	Media Block Write message																																																																											
0Bh	MT1A_TC	Typed Atomic Counter Operation message																																																																											
0Ch	MT1A_TCH	Typed Atomic Half Counter Operation message																																																																											
0Dh	MT1W_TS	Typed Surface Write message																																																																											
0Eh	Reserved	Ignored																																																																											
10h	MT1R_A64_SB	A64 Scattered Read message																																																																											
11h	MT1R_A64_US	A64 Untyped Surface Read message																																																																											
12h	MT1A_A64_UI	A64 Untyped Atomic Integer Operation message																																																																											
13h	MT1A_A64_UHI	A64 Untyped Atomic Half Integer Operation message																																																																											
14h	MT1R_A64_B	A64 Block Read message																																																																											
15h	MT1W_A64_B	A64 Block Write message																																																																											
18h	Reserved	Ignored																																																																											
19h	MT1W_A64_US	A64 Untyped Surface Write message																																																																											
1Ah	MT1W_A64_SB	A64 Scattered Write message																																																																											
1Bh	MT1A_UF	Untyped Atomic Float Operation message																																																																											

MT_DP1 - Data Port 1 Message Types

		1Ch	MT1A_UHF	Untyped Atomic Half Float Operation message
		1Dh	MT1A_A64_UF	A64 Untyped Atomic Float Operation message
		1Eh	MT1A_A64_UHF	A64 Untyped Atomic Half Float Operation message
		Others	Reserved	Ignored

Data Port Bindless Surface Extended Message Descriptor

DP_EXTDESC_BTI252 - Data Port Bindless Surface Extended Message Descriptor

Size (in bits):	32					
Default Value:	0x00000000					
DWord	Bit	Description				
0		Bindless Surface Offset <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[25:6]</td> </tr> <tr> <td colspan="2">Specifies the bindless surface offset if the Binding Table Index is set to 252. Ignored otherwise. The bindless surface offset is added to the Bindless Surface Base Address as bits 25:6 of the byte-based address. The resulting address is the location of SURFACE_STATE for this message.</td></tr> </table>	Format:	SurfaceStateOffset[25:6]	Specifies the bindless surface offset if the Binding Table Index is set to 252. Ignored otherwise. The bindless surface offset is added to the Bindless Surface Base Address as bits 25:6 of the byte-based address. The resulting address is the location of SURFACE_STATE for this message.	
Format:	SurfaceStateOffset[25:6]					
Specifies the bindless surface offset if the Binding Table Index is set to 252. Ignored otherwise. The bindless surface offset is added to the Bindless Surface Base Address as bits 25:6 of the byte-based address. The resulting address is the location of SURFACE_STATE for this message.						
11		Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
10:0		Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Data Size Message Descriptor Control Field

MDC_DS - Data Size Message Descriptor Control Field																	
DWord	Bit	Description															
0	1:0	<p>Data Size Specifies the number of Bytes to be read or written</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>B</td> <td>1 Byte</td> </tr> <tr> <td>01h</td> <td>W</td> <td>2 Bytes</td> </tr> <tr> <td>02h</td> <td>DW</td> <td>4 Bytes</td> </tr> <tr> <td>03h</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	00h	B	1 Byte	01h	W	2 Bytes	02h	DW	4 Bytes	03h	Reserved	Reserved
Value	Name	Description															
00h	B	1 Byte															
01h	W	2 Bytes															
02h	DW	4 Bytes															
03h	Reserved	Reserved															

Depth Clear Value Format

Depth Clear Value Format		
DWord	Bit	Description
0 This field defines the clear value that will be applied to the depth buffer if the Depth Buffer Clear field is enabled. It is valid only if Depth Buffer Clear Value Valid is set. Programming Notes: The clear value must be between the min and max depth values (inclusive) defined in the CC_VIEWPORT. If the depth buffer format is D32_FLOAT, then values must be limited to the range of +0.0f and 1.0f inclusive; values outside this range are reserved	31:0	Depth Clear Value Format: IEEE_FLOAT

Deptrh Clear Value Format

STRUCTURE TEMPLATE - Deptrh Clear Value Format								
DWord	Bit	Description						
0	31:0	Address1 <table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT32</td></tr> <tr> <td>Format:</td><td>UNORM24</td></tr> <tr> <td>Format:</td><td>UNORM16</td></tr> </table> <p>When this field contains 24-bit UNORM, the upper 8-bits are reserved (0's) When this field contains 16-bit UNORM the upper 16-bits are reserved (0's)</p>	Format:	IEEE_FLOAT32	Format:	UNORM24	Format:	UNORM16
Format:	IEEE_FLOAT32							
Format:	UNORM24							
Format:	UNORM16							

DirectOperand

DirectOperand											
DWord	Bit	Description									
0	13:6	<p>RegNum</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Description</p> <p>This field provide the register number for the operand. For a GRF register, is the part of a register address that aligns to a 256-bit (32-byte) boundary. For an ARF register, this field is encoded such that MSBs identify the architecture register type and LSBs provide the register number. An ARF register can only be destination or Source 0. Any Source 1 or Source 2 operands cannot be ARF registers. RegNum and SubRegNum together provide the byte-aligned address for the origin of a register region. RegNum provides bits 12:5 of that address. This field applies to both source and destination operands.</p>	Format:	U8							
Format:	U8										
0	5:1	<p>SubRegNum</p> <p>This field provide the subregister number for the operand. For a GRF register, is the byte address within a 256-bit (32-byte) register. For an ARF register, determines the sub-register number according to the specified encoding for the given architecture register.</p> <p>RegNum and SubRegNum together provide the byte-aligned address for the origin of a GRF register region. RegNum provides bits 12:5 of that address. For one-source and two-source instructions, SubregNum provides bits 4:0.</p> <p>For three-source instructions, the address must be Word-aligned; SubRegNum provides bits 4:1 of the address and bits 0 are zero.</p>									
0	0	<p>RegFile</p> <p>This field indicate whether Architecture register file or General register file are selected.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>ARF</td> <td>Architecture Register File.</td> </tr> <tr> <td>1</td> <td>GRF</td> <td>General Register File. Allowed for any Source or Destination.</td> </tr> </tbody> </table>	Value	Name	Description	0	ARF	Architecture Register File.	1	GRF	General Register File. Allowed for any Source or Destination.
Value	Name	Description									
0	ARF	Architecture Register File.									
1	GRF	General Register File. Allowed for any Source or Destination.									

Display Engine Render Response Message Definition

DE_RRMD - Display Engine Render Response Message Definition					
Size (in bits): 96					
Default Value: 0x00000000, 0x00000000, 0x00000000					
The Display Engine Render Response Registers use bit definitions from this table.					
<p style="text-align: center;">Programming Notes</p> <p>Some events can be sent to CS (Render Command Streamer) or BCS (Blitter Command Streamer). For render response messages sending flip done or scanline events, the destination, CS or BCS, is selected depending on the initiator of the flip or the load scanline command. For render response messages sending vertical blank events, the destinations, CS or BCS, or both CS and BCS, is selected depending on the DE_RR_DEST setting. Command Streamer Plane number to the Display Plane name mapping is available in the Display Plane Capability and Interoperability section.</p> <p>The STEREO3D_EVENT_MASK selects between left eye and right eye reporting of vertical blank and scanline events in stereo 3D modes.</p>					
DWord	Bit	Description			
0	31	Spare 31			
	30	Reserved			
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
29	Reserved				
28	Spare 28				
27	Spare 27				
26	Reserved				
25	Reserved				
24	Reserved				
23	Reserved				
22	Reserved				
21	Pipe_C_Start_of_Vertical_Blank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe C.				
20	Plane_6_Flip_Done_Event This event is reported on the completion of a flip for Plane 6.				
19	Plane_12_Flip_Done_Event This event is reported on the completion of a flip for Plane 12.				
18	Plane_11_Flip_Done_Event This event is reported on the completion of a flip for Plane 11.				
17	Plane_10_Flip_Done_Event This event is reported on the completion of a flip for Plane 10.				
16	Plane_9_Flip_Done_Event This event is reported on the completion of a flip for Plane 9.				

DE_RRMD - Display Engine Render Response Message Definition

	15	Plane_3_Flip_Done_Event This event is reported on the completion of a flip for Plane 3.
	14	Pipe_C_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe C.
	13	Reserved
	12	Spare 12 Unused
	11	Pipe_B_Start_of_Vertical_Bank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe B.
	10	Plane_5_Flip_Done_Event This event is reported on the completion of a flip for Plane 5.
	9	Plane_2_Flip_Done_Event This event is reported on the completion of a flip for Plane 2.
	8	Pipe_B_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe B.
	7	Plane_8_Flip_Done_Event This event is reported on the completion of a flip for Plane 8.
	6	Plane_7_Flip_Done_Event This event is reported on the completion of a flip for Plane 7.
	5	Reserved
	4	Spare 4 Unused
	3	Pipe_A_Start_of_Vertical_Bank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe A.
	2	Plane_4_Flip_Done_Event This event is reported on the completion of a flip for Plane 4.
	1	Plane_1_Flip_Done_Event This event is reported on the completion of a flip for Plane 1.
	0	Pipe_A_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe A.
1	31	Spare 31 Unused.
	30	Spare 30 Unused.
	29	Spare 29 Unused.
	28	Spare 28 Unused

DE_RRMD - Display Engine Render Response Message Definition

	27	Spare 27 Unused
	26	Spare 26 Unused
	25	Spare 25 Unused
	24	Spare 24 Unused
	23	Spare 23 Unused
	22	Spare 22 Unused
	21	Spare 21 Unused
	20	Spare 20 Unused
	19	Spare 19 Unused
	18	Spare 18 Unused
	17	Spare 17 Unused
	16	Spare 16 Unused
	15	Spare 15 Unused
	14	Spare 14 Unused
	13	Spare 13 Unused
	12	Spare 12 Unused
	11	Spare 11 Unused
	10	Spare 10 Unused
	9	Spare 9 Unused
	8	Spare 8 Unused

DE_RRMD - Display Engine Render Response Message Definition

	7	Spare 7 Unused
	6	Spare 6 Unused
	5	Spare 5 Unused
	4	Spare 4 Unused
	3	Spare 3 Unused
	2	Reserved
	1	Pipe_D_Scanline_Event This event is reported on the start of the selected scan line for the transcoder attached to Pipe D. Some SKUs may not have Pipe D.
	0	Pipe_D_Start_of_Vertical_Blank_Event This event is reported on the start of the vertical blank of the transcoder attached to Pipe D. Some SKUs may not have Pipe D.
2	31	Spare 31 Unused.
	30	Spare 30 Unused.
	29	Spare 29 Unused.
	28	Spare 28 Unused
	27	Spare 27 Unused
	26	Spare 26 Unused
	25	Spare 25 Unused
	24	Spare 24 Unused
	23	Spare 23 Unused
	22	Spare 22 Unused
	21	Spare 21 Unused
	20	Spare 20 Unused

DE_RRMD - Display Engine Render Response Message Definition

	19	Plane_32_Flip_Done_Event This event is reported on the completion of a flip for Plane 32.
	18	Plane_31_Flip_Done_Event This event is reported on the completion of a flip for Plane 31.
	17	Plane_30_Flip_Done_Event This event is reported on the completion of a flip for Plane 30.
	16	Plane_29_Flip_Done_Event This event is reported on the completion of a flip for Plane 29.
	15	Plane_28_Flip_Done_Event This event is reported on the completion of a flip for Plane 28.
	14	Plane_27_Flip_Done_Event This event is reported on the completion of a flip for Plane 27.
	13	Plane_26_Flip_Done_Event This event is reported on the completion of a flip for Plane 26.
	12	Plane_25_Flip_Done_Event This event is reported on the completion of a flip for Plane 25.
	11	Plane_24_Flip_Done_Event This event is reported on the completion of a flip for Plane 24.
	10	Plane_23_Flip_Done_Event This event is reported on the completion of a flip for Plane 23.
	9	Plane_22_Flip_Done_Event This event is reported on the completion of a flip for Plane 22.
	8	Plane_21_Flip_Done_Event This event is reported on the completion of a flip for Plane 21.
	7	Plane_20_Flip_Done_Event This event is reported on the completion of a flip for Plane 20.
	6	Plane_19_Flip_Done_Event This event is reported on the completion of a flip for Plane 19.
	5	Plane_18_Flip_Done_Event This event is reported on the completion of a flip for Plane 18.
	4	Plane_17_Flip_Done_Event This event is reported on the completion of a flip for Plane 17.
	3	Plane_16_Flip_Done_Event This event is reported on the completion of a flip for Plane 16.
	2	Plane_15_Flip_Done_Event This event is reported on the completion of a flip for Plane 15.
	1	Plane_14_Flip_Done_Event This event is reported on the completion of a flip for Plane 14.
	0	Plane_13_Flip_Done_Event This event is reported on the completion of a flip for Plane 13.

DUALSUBSLICE_HASH_TABLE_8x8

DUALSUBSLICE_HASH_TABLE_8x8		
DWord	Bit	Description
0	31:24	SubSlice Hashing Table Entries[3]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=3 and x=7..0
	23:16	SubSlice Hashing Table Entries[2]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=2 and x=7..0
	15:8	SubSlice Hashing Table Entries[1]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=1 and x=7..0
	7:0	SubSlice Hashing Table Entries[0]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=0 and x=7..0
1	31:24	SubSlice Hashing Table Entries[7]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=7 and x=7..0
	23:16	SubSlice Hashing Table Entries[6]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=6 and x=7..0
	15:8	SubSlice Hashing Table Entries[5]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=5 and x=7..0
	7:0	SubSlice Hashing Table Entries[4]x[7:0] Format: U8 Indicates the dualsubslice_id for the pixel block that has y=4 and x=7..0

DUALSUBSLICE_HASH_TABLE_16x8

DUALSUBSLICE_HASH_TABLE_16x8				
DWord	Bit	Description		
0	31:16	SubSlice Hashing Table Entries y[1]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=1 and x=15..0	Format:	U16
Format:	U16			
15:0	SubSlice Hashing Table Entries y[0]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=0 and x=15..0	Format:	U16	
Format:	U16			
1	31:16	SubSlice Hashing Table Entries y[3]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=3 and x=15..0	Format:	U16
Format:	U16			
15:0	SubSlice Hashing Table Entries y[2]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=2 and x=15..0	Format:	U16	
Format:	U16			
2	31:16	SubSlice Hashing Table Entries y[5]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=5 and x=15..0	Format:	U16
Format:	U16			
15:0	SubSlice Hashing Table Entries y[4]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=4 and x=15..0	Format:	U16	
Format:	U16			
3	31:16	SubSlice Hashing Table Entries y[7]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=7 and x=15..0	Format:	U16
Format:	U16			
15:0	SubSlice Hashing Table Entries y[6]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Indicates the dualsubslice_id for the pixel block that has y=6 and x=15..0	Format:	U16	
Format:	U16			

Dword Data Payload Register

MDCR_DW - Dword Data Payload Register						
DWord	Bit	Description				
0.0	31:0	Dword0 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 0 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 0 data in this payload register	
Format:	U32					
Specifies the slot 0 data in this payload register						
0.1	31:0	Dword1 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 1 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 1 data in this payload register	
Format:	U32					
Specifies the slot 1 data in this payload register						
0.2	31:0	Dword2 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 2 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 2 data in this payload register	
Format:	U32					
Specifies the slot 2 data in this payload register						
0.3	31:0	Dword3 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 3 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 3 data in this payload register	
Format:	U32					
Specifies the slot 3 data in this payload register						
0.4	31:0	Dword4 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 4 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 4 data in this payload register	
Format:	U32					
Specifies the slot 4 data in this payload register						
0.5	31:0	Dword5 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 5 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 5 data in this payload register	
Format:	U32					
Specifies the slot 5 data in this payload register						
0.6	31:0	Dword6 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 6 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 6 data in this payload register	
Format:	U32					
Specifies the slot 6 data in this payload register						
0.7	31:0	Dword7 <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">Specifies the slot 7 data in this payload register</td></tr> </table>	Format:	U32	Specifies the slot 7 data in this payload register	
Format:	U32					
Specifies the slot 7 data in this payload register						

Dword SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_AOP8_DW2 - Dword SIMD8 Atomic Operation CMPWR Message Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Src0</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the Slot [7:0] Source 0 data</p>	Format:	MDCR_DW
Format:	MDCR_DW			
1.0-1.7	255:0	<p>Src1</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the Slot [7:0] Source 1 data</p>	Format:	MDCR_DW
Format:	MDCR_DW			



Dword SIMD8 Data Payload

MDP_DW SIMD8 - Dword SIMD8 Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Data[7:0] Format: MDCR_DW Specifies the Slot [7:0] data

Dword SIMD16 Atomic Operation CMPWR Message Data Payload

MDP_AOP16_DW2 - Dword SIMD16 Atomic Operation CMPWR Message Data Payload

Size (in bits):	1024			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	Src0[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the Source 0 data for Slot [7:0]</p>	Format:	MDCR_DW
Format:	MDCR_DW			
1.0-1.7	255:0	Src0[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the Source 0 data for Slot [15:8]</p>	Format:	MDCR_DW
Format:	MDCR_DW			
2.0-2.7	255:0	Src1[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the Source 1 data for Slot [7:0]</p>	Format:	MDCR_DW
Format:	MDCR_DW			
3.0-3.7	255:0	Src1[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the Source 1 data for Slot [15:8]</p>	Format:	MDCR_DW
Format:	MDCR_DW			



Dword SIMD16 Data Payload

MDP_DW SIMD16 - Dword SIMD16 Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Data[7:0] Format: MDCR_DW Specifies the Slot [7:0] data
1.0-1.7	255:0	Data[15:8] Format: MDCR_DW Specifies the Slot [15:8] data

Encoder Statistics Format

Encoder Statistics Format														
DWord	Bit	Description												
0	31:24	<p>Tearing_Count 1 (FMD Variance[8])</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">Number of pixels that have (diff_cTcB > diff_cTcT + diff_cBcB)</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0</td><td></td><td>DI is Disabled</td></tr> </table>	Format:	U8	Number of pixels that have (diff_cTcB > diff_cTcT + diff_cBcB)		Value	Name	Description	0		DI is Disabled		
Format:	U8													
Number of pixels that have (diff_cTcB > diff_cTcT + diff_cBcB)														
Value	Name	Description												
0		DI is Disabled												
	23:16	<p>Tearing_Count 2</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">If the frame is Deinterlaced with Top First in the DN/DI state then this is (FMD Variance[9]) = Number of pixels that have (diff_cTpB > diff_cTcT + diff_pBpB)</td> </tr> <tr> <td colspan="2">If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0</td><td></td><td>DI is Disabled</td></tr> </table>	Format:	U8	If the frame is Deinterlaced with Top First in the DN/DI state then this is (FMD Variance[9]) = Number of pixels that have (diff_cTpB > diff_cTcT + diff_pBpB)		If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)		Value	Name	Description	0		DI is Disabled
Format:	U8													
If the frame is Deinterlaced with Top First in the DN/DI state then this is (FMD Variance[9]) = Number of pixels that have (diff_cTpB > diff_cTcT + diff_pBpB)														
If the frame is bottom first then this is (FMD Variance[10]) = Number of pixels that have (diff_cBpT > diff_pTpT + diff_cBcB)														
Value	Name	Description												
0		DI is Disabled												
	15:8	<p>Motion_Count (FMD Variance[7])</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td colspan="2">Number of pixels that are moving (different above a threshold)</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0</td><td></td><td>DI is Disabled</td></tr> </table>	Format:	U8	Number of pixels that are moving (different above a threshold)		Value	Name	Description	0		DI is Disabled		
Format:	U8													
Number of pixels that are moving (different above a threshold)														
Value	Name	Description												
0		DI is Disabled												
	7:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													
1	31:28	<p>sSTAD</p> <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">Shift for the Sum in time of absolute differences for 16x4.</td> </tr> </table>	Format:	U4	Shift for the Sum in time of absolute differences for 16x4.									
Format:	U4													
Shift for the Sum in time of absolute differences for 16x4.														

Encoder Statistics Format

		Value	Name	Description
		0		Temporal Denoise Filtering is Disabled.
27:24	sSHCM	Format:		U4
		Shift for the Sum horizontally of absolute differences.		
		Value	Name	Description
		0		DN is Disabled
23:20	sSVCM	Format:		U4
		Shift for the Sum vertically of absolute differences.		
19:16	sDiff_cTpT	Format:		U4
		Shift for the sum of differences in top fields of current and previous frame.		
		Value	Name	Description
		0		DI is Disabled
15:12	sDiff_cBpB	Format:		U4
		Shift for the sum of differences in bottom field of current and previous frame.		
		Value	Name	Description
		0		DI is Disabled
11:8	sDiff_cTcB	Format:		U4
		Shift for the sum of differences between top and bottom field in current frame.		
		Value	Name	Description
		0		DI is Disabled
7:4	sDiff_cTpB	Format:		U4
		Shift for the sum of differences between current top and previous bottom.		
		Value	Name	Description
		0		DI is Disabled
3:0	sDiff_cBpT	Format:		U4
		Shift for the sum of differences between current bottom and previous top.		
		Value	Name	Description
		0		DI is Disabled

Encoder Statistics Format

2	31:24	mDiff_cBpB (FMD Variance[1])					
		Format: <input type="text"/> U8					
		Mantissa of sum of differences in bottom field of current and previous frame.					
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0	
Value	Name	Description					
0		DI is Disabled					
23:16	mDiff_cTcB (FMD Variance[2])						
	Format: <input type="text"/> U8						
	Mantissa of sum of differences between top and bottom field in current frame.						
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DI is Disabled
Value	Name	Description					
0		DI is Disabled					
15:8	mDiff_cTpB (FMD Variance[3])						
	Format: <input type="text"/> U8						
	Mantissa of sum of differences between current top and previous bottom.						
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DI is Disabled
Value	Name	Description					
0		DI is Disabled					
7:0	mDiff_cBpT (FMD Variance[4])						
	Format: <input type="text"/> U8						
	Mantissa of sum of differences between current bottom and previous top.						
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>DI is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DI is Disabled
Value	Name	Description					
0		DI is Disabled					
3	31:24	mSTAD					
		Format: <input type="text"/> U8					
		Mantissa of Sum in time of absolute differences for 16x4.					
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>Temporal Denoise Filtering is disabled.</td> </tr> </tbody> </table>	Value	Name	Description	0	
Value	Name	Description					
0		Temporal Denoise Filtering is disabled.					
23:16	mSHCM						
	Format: <input type="text"/> U8						
	Mantissa of Sum horizontally of absolute differences.						
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>DN is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DN is Disabled
Value	Name	Description					
0		DN is Disabled					
15:8	mSVCM						
	Format: <input type="text"/> U8						
	Mantissa of Sum vertically of absolute differences.						
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td>DN is Disabled</td> </tr> </tbody> </table>	Value	Name	Description	0		DN is Disabled
Value	Name	Description					
0		DN is Disabled					
7:0	mDiff_cTpT (FMD Variance[0])						
	Format: <input type="text"/> U8						
	Mantissa of sum of differences in top fields of current and previous frame.						

Encoder Statistics Format

		Value	Name	Description
		0		DI is Disabled

EU_INSTRUCTION_BASIC_ONE_SRC

EU_INSTRUCTION_BASIC_ONE_SRC			
DWord	Bit	Description	
0..3	127:96	Src0.ImmValue[31:0]	
		Exists If:	([Src0.IslImm]==true)
	95:92	CondCtrl	
		Exists If:	([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))
		Format:	FlagModifier
	95:64	Src0.ImmValue[63:32]	
		Exists If:	([Src0.IslImm]==true) AND (([Src0.DataType]==:q) OR ([Src0.DataType]==:uq) OR ([Src0.DataType]==:df))
	87:84	Src0.VertStride	
		Exists If:	([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))
		Format:	VertStride
83:81	83:81	Src0.Width	
		Exists If:	([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))
		Format:	Width
	80	Src0.AddrMode	
		Exists If:	([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))
		Format:	AddrMode
	79:66	Src0.Operand	
		Exists If:	(([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))) AND ([Src0.AddrMode]==Direct)
		Format:	DirectOperand
79:66	79:66	Src0.Operand	
		Exists If:	(([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq) AND ([Src0.DataType]!=:df))) AND ([Src0.AddrMode]==Indirect)
		Format:	IndirectOperand

EU_INSTRUCTION_BASIC_ONE_SRC

	65:64	Src0.HorzStride						
		Exists If: ([Src0.IslImm]==false) OR (([Src0.DataType]!=:q) AND ([Src0.DataType]!=:uq)) AND ([Src0.DataType]!=:df))						
		Format: HorzStride						
	63:50	Dst.Operand						
		Exists If: ([Dst.AddrMode]==Indirect)						
		Format: IndirectOperand						
	63:50	Dst.Operand						
		Exists If: ([Dst.AddrMode]==Direct)						
		Format: DirectOperand						
	49:48	Dst.HorzStride						
		Format: HorzStride						
	47	Reserved						
		Access: RO						
		Format: MBZ						
	46	Src0.IslImm						
		This field indicate that Source 0 operand is carrying an immediate value.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #d9e1f2;"> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0</td> <td style="text-align: center; padding: 2px;">false [Default]</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1</td> <td style="text-align: center; padding: 2px;">true</td> </tr> </tbody> </table>	Value	Name	0	false [Default]	1	true
Value	Name							
0	false [Default]							
1	true							
	45:44	Src0.Mod						
		Format: SrcMod						
	43:40	Src0.DataType						
		Exists If: ([Src0.IslImm]==false)						
		Format: RegDataType						
	43:40	Src0.DataType						
		Exists If: ([Src0.IslImm]==true)						
		Format: ImmDataType						
	39:36	Dst.DataType						
		Format: RegDataType						
	35	Dst.AddrMode						
		Format: AddrMode						
	34	Saturate						
		Format: Saturate						
	33	AccWrCtrl						
		Format: AccWrCtrl						

EU_INSTRUCTION_BASIC_ONE_SRC

	32	AtomicCtrl									
		Format: AtomicCtrl									
	31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".									
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="background-color: #e0f2ff;">Value</th> <th style="background-color: #e0f2ff;">Name</th> <th style="background-color: #e0f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal [Default]</td> <td>Normal. Per channel write enable used for final write enable generation.</td></tr> <tr> <td>1</td> <td>NoMask</td> <td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td></tr> </tbody> </table>	Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description									
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.									
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.									
	30	Reserved									
	29	CmptCtrl									
		Format: MBZ									
		Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.									
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="background-color: #e0f2ff;">Value</th> <th style="background-color: #e0f2ff;">Name</th> <th style="background-color: #e0f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>NoCompaction [Default]</td> <td>No compaction. 128-bit native instruction supporting all instruction options.</td></tr> <tr> <td>1</td> <td>Compacted</td> <td>Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.</td></tr> </tbody> </table>	Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
Value	Name	Description									
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.									
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.									
	28	PredInv									
		This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields									
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="background-color: #e0f2ff;">Value</th> <th style="background-color: #e0f2ff;">Name</th> <th style="background-color: #e0f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Positive [Default]</td> <td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td></tr> <tr> <td>1</td> <td>Negative</td> <td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td></tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description									
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.									
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.									
	27:24	PredCtrl									
		Format: PredCtrl									
		This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.									

EU_INSTRUCTION_BASIC_ONE_SRC

	23	FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.		
	22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.		
	21:19	ChanOff <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">ChanOff</td> </tr> </table> <p>This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>	Format:	ChanOff
Format:	ChanOff			
	18:16	ExecSize <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">ExecSize</td> </tr> </table> <p>This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.</p>	Format:	ExecSize
Format:	ExecSize			
	15:0	Header <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Header</td> </tr> </table>	Format:	Header
Format:	Header			

EU_INSTRUCTION_BASIC_THREE_SRC

EU_INSTRUCTION_BASIC_THREE_SRC						
DWord	Bit	Description				
0..3	127:114	Src2.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==false) AND ([Header][Opcode]!=madm)</td></tr> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Exists If:	([Src2.lslimm]==false) AND ([Header][Opcode]!=madm)	Format:	DirectOperand
Exists If:	([Src2.lslimm]==false) AND ([Header][Opcode]!=madm)					
Format:	DirectOperand					
127:114	Src2.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==false) AND ([Header][Opcode]==madm)</td></tr> <tr> <td>Format:</td><td>MacroOperand</td></tr> </table>	Exists If:	([Src2.lslimm]==false) AND ([Header][Opcode]==madm)	Format:	MacroOperand	
Exists If:	([Src2.lslimm]==false) AND ([Header][Opcode]==madm)					
Format:	MacroOperand					
127:112	Src2.ImmValue[15:0] <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==true)</td></tr> </table>	Exists If:	([Src2.lslimm]==true)			
Exists If:	([Src2.lslimm]==true)					
113:112	Src2.HorzStride <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>HorzStride</td></tr> </table>	Exists If:	([Src2.lslimm]==false)	Format:	HorzStride	
Exists If:	([Src2.lslimm]==false)					
Format:	HorzStride					
111:98	Src1.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Header][Opcode]!=madm)</td></tr> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Exists If:	([Header][Opcode]!=madm)	Format:	DirectOperand	
Exists If:	([Header][Opcode]!=madm)					
Format:	DirectOperand					
111:98	Src1.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Header][Opcode]==madm)</td></tr> <tr> <td>Format:</td><td>MacroOperand</td></tr> </table>	Exists If:	([Header][Opcode]==madm)	Format:	MacroOperand	
Exists If:	([Header][Opcode]==madm)					
Format:	MacroOperand					
97:96	Src1.HorzStride <table border="1"> <tr> <td>Format:</td><td>HorzStride</td></tr> </table>	Format:	HorzStride			
Format:	HorzStride					
95:92	CondCtrl <table border="1"> <tr> <td>Format:</td><td>FlagModifier</td></tr> </table>	Format:	FlagModifier			
Format:	FlagModifier					
91	Src1.VertStride[1] <table border="1"> <tr> <td>Format:</td><td>TernaryVertStride[1:1]</td></tr> </table>	Format:	TernaryVertStride[1:1]			
Format:	TernaryVertStride[1:1]					
90:88	Src1.DataType <table border="1"> <tr> <td>Format:</td><td>TernaryDataType</td></tr> </table>	Format:	TernaryDataType			
Format:	TernaryDataType					
87:86	87:86	Src1.Mod <table border="1"> <tr> <td>Format:</td><td>SrcMod</td></tr> </table>	Format:	SrcMod		
Format:	SrcMod					
85:84	Src2.Mod <table border="1"> <tr> <td>Format:</td><td>SrcMod</td></tr> </table>	Format:	SrcMod			
Format:	SrcMod					

EU_INSTRUCTION_BASIC_THREE_SRC

	83	Src1.VertStride[0]						
		Format: TernaryVertStride[0:0]						
	82:80	Src2.DataType						
		Format: TernaryDataType						
	79:66	Src0.Operand						
		Exists If: ([Src0.IsImm]==false) AND ([Header][Opcode]!=madm)						
		Format: DirectOperand						
	79:66	Src0.Operand						
		Exists If: ([Src0.IsImm]==false) AND ([Header][Opcode]==madm)						
		Format: MacroOperand						
	79:64	Src0.ImmValue[15:0]						
		Exists If: ([Src0.IsImm]==true)						
	65:64	Src0.HorzStride						
		Exists If: ([Src0.IsImm]==false)						
		Format: HorzStride						
	63:50	Dst.Operand						
		Exists If: ([Header][Opcode]!=madm)						
		Format: DirectOperand						
	63:50	Dst.Operand						
		Exists If: ([Header][Opcode]==madm)						
		Format: MacroOperand						
	49	Reserved						
		Format: MBZ						
	48	Dst.HorzStride						
		This field provides the distance in unit of data elements between two adjacent data elements within a row (horizontal) in the register region for the operand.						
		<table border="1"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th> <th style="background-color: #e0e0ff;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1 element</td> </tr> <tr> <td>1</td> <td>2 element</td> </tr> </tbody> </table>	Value	Name	0	1 element	1	2 element
Value	Name							
0	1 element							
1	2 element							
	47	Src2.IsImm						
		This field indicate that Source 2 operand is carrying an immediate value.						
		<table border="1"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th> <th style="background-color: #e0e0ff;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>false</td> </tr> <tr> <td>1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true
Value	Name							
0	false							
1	true							

EU_INSTRUCTION_BASIC_THREE_SRC

	46	Src0.IslImm This field indicate that Source 0 operand is carrying an immediate value.									
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>false</td> </tr> <tr> <td>1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true			
Value	Name										
0	false										
1	true										
	45:44	Src0.Mod Format: SrcMod									
	43	Src0.VertStride[1] Format: TernaryVertStride[1:1]									
	42:40	Src0.DataType Format: TernaryDataType									
	39	ExecDataType This field indicate the datatype mode of ternary instruction. Integer or Float. <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Integer</td> </tr> <tr> <td>1</td> <td>Float</td> </tr> </tbody> </table>	Value	Name	0	Integer	1	Float			
Value	Name										
0	Integer										
1	Float										
	38:36	Dst.DataType Format: TernaryDataType									
	35	Src0.VertStride[0] Format: TernaryVertStride[0:0]									
	34	Saturate Format: Saturate									
	33	AccWrCtrl Format: AccWrCtrl									
	32	AtomicCtrl Format: AtomicCtrl									
	31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0". <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal [Default]</td> <td>Normal. Per channel write enable used for final write enable generation.</td> </tr> <tr> <td>1</td> <td>NoMask</td> <td>NoMask.Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td> </tr> </tbody> </table>	Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask.Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description									
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.									
1	NoMask	NoMask.Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.									
	30	Reserved									

EU_INSTRUCTION_BASIC_THREE_SRC

	29	<p>CmptCtrl</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">MBZ</td></tr> </table> <p>Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th><th style="background-color: #e0e0ff; width: 30%;">Name</th><th style="background-color: #e0e0ff; width: 60%;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>NoCompaction [Default]</td><td>No compaction. 128-bit native instruction supporting all instruction options.</td></tr> <tr> <td style="text-align: center;">1</td><td>Compacted</td><td>Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.</td></tr> </tbody> </table>	Format:	MBZ	Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
Format:	MBZ												
Value	Name	Description											
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.											
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.											
	28	<p>PredInv</p> <p>This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 10%;">Value</th><th style="background-color: #e0e0ff; width: 30%;">Name</th><th style="background-color: #e0e0ff; width: 60%;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>Positive [Default]</td><td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td></tr> <tr> <td style="text-align: center;">1</td><td>Negative</td><td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td></tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.		
Value	Name	Description											
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.											
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.											
	27:24	<p>PredCtrl</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">PredCtrl</td></tr> </table> <p>This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.</p>	Format:	PredCtrl									
Format:	PredCtrl												
	23	<p>FlagRegNum[0]</p> <p>This field specifies bit[0] of the register number for a flag register operand.</p>											
	22	<p>FlagSubRegNum</p> <p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>											
	21:19	<p>ChanOff</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">ChanOff</td></tr> </table> <p>This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>	Format:	ChanOff									
Format:	ChanOff												

EU_INSTRUCTION_BASIC_THREE_SRC

	18:16	ExecSize
		Format: ExecSize
This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.		
	15:0	Header
		Format: Header

EU_INSTRUCTION_BASIC_TWO_SRC

EU_INSTRUCTION_BASIC_TWO_SRC			
DWord	Bit	Description	
0..3	127:126	Reserved	
		Exists If:	([Src1.lslmm]==false)
		Format:	MBZ
	127:96	Src1.ImmValue[31:0]	
		Exists If:	([Src1.lslmm]==true)
	125:122	Reserved	
		Exists If:	([Src1.lslmm]==false)
		Format:	MBZ
	121:120	Src1.Mod	
		Exists If:	([Src1.lslmm]==false)
		Format:	SrcMod
	119:116	Src1.VertStride	
		Exists If:	([Src1.lslmm]==false)
		Format:	VertStride
	115:113	Src1.Width	
		Exists If:	([Src1.lslmm]==false)
		Format:	Width
	112	Src1.AddrMode	
		Exists If:	([Src1.lslmm]==false)
		Format:	AddrMode
	111:98	Src1.Operand	
		Exists If:	([Src1.lslmm]==false) AND ([Src1.AddrMode]==Indirect)
		Format:	IndirectOperand
	111:98	Src1.Operand	
		Exists If:	([Src1.lslmm]==false) AND ([Src1.AddrMode]==Direct)
		Format:	DirectOperand
	97:96	Src1.HorzStride	
		Exists If:	([Src1.lslmm]==false)
		Format:	HorzStride

EU_INSTRUCTION_BASIC_TWO_SRC

	95:92	CondCtrl	Format:	FlagModifier
	91:88	Src1.DataType	Exists If: Format:	([Src1.lslimm]==true) ImmDataType
	91:88	Src1.DataType	Exists If: Format:	([Src1.lslimm]==false) RegDataType
	87:84	Src0.VertStride	Format:	VertStride
	83:81	Src0.Width	Format:	Width
	80	Src0.AddrMode	Format:	AddrMode
	79:66	Src0.Operand	Exists If: Format:	([Src0.AddrMode]==Direct) DirectOperand
	79:66	Src0.Operand	Exists If: Format:	([Src0.AddrMode]==Indirect) IndirectOperand
	65:64	Src0.HorzStride	Format:	HorzStride
	63:50	Dst.Operand	Exists If: Format:	([Dst.AddrMode]==Direct) DirectOperand
	63:50	Dst.Operand	Exists If: Format:	([Dst.AddrMode]==Indirect) IndirectOperand
	49:48	Dst.HorzStride	Format:	HorzStride
	47	Src1.lslimm	This field indicate that Source 1 operand is carrying an immediate value.	
			Value	Name
			0	false [Default]
			1	true

EU_INSTRUCTION_BASIC_TWO_SRC

	46	Src0.IslImm This field indicate that Source 0 operand is carrying an immediate value.									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Value</th> <th style="text-align: center; background-color: #d9e1f2;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false [Default]</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false [Default]	1	true			
Value	Name										
0	false [Default]										
1	true										
	45:44	Src0.Mod Format: SrcMod									
	43:40	Src0.DataType Exists If: ([Src0.IslImm]==false) Format: RegDataType									
	43:40	Src0.DataType Exists If: ([Src0.IslImm]==true) Format: Imm DataType									
	39:36	Dst.DataType Format: RegDataType									
	35	Dst.AddrMode Format: AddrMode									
	34	Saturate Format: Saturate									
	33	AccWrCtrl Format: AccWrCtrl									
	32	AtomicCtrl Format: AtomicCtrl									
	31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".									
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #d9e1f2;">Value</th> <th style="text-align: center; background-color: #d9e1f2;">Name</th> <th style="text-align: center; background-color: #d9e1f2;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Normal [Default]</td> <td>Normal. Per channel write enable used for final write enable generation.</td> </tr> <tr> <td style="text-align: center;">1</td> <td>NoMask</td> <td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td> </tr> </tbody> </table>	Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description									
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.									
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.									
	30	Reserved									
	29	CmptCtrl Format: MBZ Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations									

EU_INSTRUCTION_BASIC_TWO_SRC

		supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>NoCompaction [Default]</td><td>No compaction. 128-bit native instruction supporting all instruction options.</td></tr> <tr> <td>1</td><td>Compacted</td><td>Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.</td></tr> </tbody> </table>	Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
Value	Name	Description									
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.									
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.									
28	PredInv	<p>This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Positive [Default]</td><td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td></tr> <tr> <td>1</td><td>Negative</td><td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td></tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description									
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.									
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.									
27:24	PredCtrl	<table border="1"> <tr> <td>Format:</td><td>PredCtrl</td></tr> </table> <p>This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.</p>	Format:	PredCtrl							
Format:	PredCtrl										
23	FlagRegNum[0]	<p>This field specifies bit[0] of the register number for a flag register operand.</p>									
22	FlagSubRegNum	<p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>									
21:19	ChanOff	<table border="1"> <tr> <td>Format:</td><td>ChanOff</td></tr> </table> <p>This field provides offset information for ARF selection. The can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>	Format:	ChanOff							
Format:	ChanOff										
18:16	ExecSize	<table border="1"> <tr> <td>Format:</td><td>ExecSize</td></tr> </table> <p>This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.</p>	Format:	ExecSize							
Format:	ExecSize										



EU_INSTRUCTION_BASIC_TWO_SRC

	15:0	Header Format:	Header
--	------	--------------------------	---------------

EU_INSTRUCTION_BFN

EU_INSTRUCTION_BFN		
DWord	Bit	Description
0..3	127:114	Src2.Operand Exists If: ([Src2.lslimm]==false) Format: DirectOperand
	127:112	Src2.ImmValue[15:0] Exists If: ([Src2.lslimm]==true)
	113:112	Src2.HorzStride Exists If: ([Src2.lslimm]==false) Format: HorzStride
	111:98	Src1.Operand Format: DirectOperand
	97:96	Src1.HorzStride Format: HorzStride
	95:92	Lut8[7:4] Format: BooleanFuncCtrl[7:4] These are bits[7:4] of lookup table lut8 of lop3 instruction.
	91	Src1.VertStride[1] Format: TernaryVertStride[1:1]
	90:88	Src1.DataType Format: TernaryDataType
	87:84	Lut8[3:0] Format: BooleanFuncCtrl[3:0] These are bits[3:0] of lookup table lut8 of lop3 instruction.
	83	Src1.VertStride[0] Format: TernaryVertStride[0:0]
	82:80	Src2.DataType Format: TernaryDataType
	79:66	Src0.Operand Exists If: ([Src0.lslimm]==false) Format: DirectOperand

EU_INSTRUCTION_BFN

	79:64	Src0.ImmValue[15:0]										
		Exists If: ([Src0.IslImm]==true)										
	65:64	Src0.HorzStride										
		Exists If: ([Src0.IslImm]==false)										
		Format: HorzStride										
	63:50	Dst.Operand										
		Format: DirectOperand										
		Programming Notes										
		The Dst.Operand must be 64 bit aligned. i.e. Dst.Operand.SubRegNum[2:0] must be zero,										
	49	Reserved										
		Access: RO										
		Format: MBZ										
	48	Dst.HorzStride										
		This field provides the distance in unit of data elements between two adjacent data elements within a row (horizontal) in the register region for the operand.										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>1 element</td> </tr> <tr> <td style="text-align: center;">1</td> <td>2 element</td> </tr> </tbody> </table>	Value	Name	0	1 element	1	2 element				
Value	Name											
0	1 element											
1	2 element											
	47	Src2.IslImm										
		This field indicate that Source 2 operand is carrying an immediate value.										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true				
Value	Name											
0	false											
1	true											
	46	Src0.IslImm										
		This field indicate that Source 0 operand is carrying an immediate value.										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true				
Value	Name											
0	false											
1	true											
	45:44	CondCtrl2										
		A 2 bit compressed version of the FlagModifier.										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>None [Default]</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>(ze)</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>(gt)</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>(lt)</td> </tr> </tbody> </table>	Value	Name	00b	None [Default]	01b	(ze)	10b	(gt)	11b	(lt)
Value	Name											
00b	None [Default]											
01b	(ze)											
10b	(gt)											
11b	(lt)											

EU_INSTRUCTION_BFN

	43	Src0.VertStride[1]	Format: TernaryVertStride[1:1]									
	42:40	Src0.DataType	Format: TernaryDataType									
	39	ExecDataType This field indicate the datatype mode of ternary instruction. Integer or Float.	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Integer</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Float</td> </tr> </tbody> </table>	Value	Name	0	Integer	1	Float			
Value	Name											
0	Integer											
1	Float											
	38:36	Dst.DataType	Format: TernaryDataType									
	35	Src0.VertStride[0]	Format: TernaryVertStride[0:0]									
	34	Saturate	Format: Saturate									
	33	AccWrCtrl	Format: AccWrCtrl									
	32	AtomicCtrl	Format: AtomicCtrl									
	31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Normal [Default]</td> <td>Normal. Per channel write enable used for final write enable generation.</td> </tr> <tr> <td style="text-align: center;">1</td> <td>NoMask</td> <td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td> </tr> </tbody> </table>	Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description										
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.										
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.										
	30	Reserved										
	29	CmptCtrl	Format: MBZ									
		Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.										
			<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>NoCompaction [Default]</td> <td>No compaction. 128-bit native instruction supporting all instruction options.</td> </tr> </tbody> </table>	Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.			
Value	Name	Description										
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.										

EU_INSTRUCTION_BFN

		1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
	28	PredInv	This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields	
		Value	Name	Description
		0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.
		1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
	27:24	PredCtrl	Format:	PredCtrl
		This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.		
	23	FlagRegNum[0]	This field specifies bit[0] of the register number for a flag register operand.	
	22	FlagSubRegNum	This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.	
	21:19	ChanOff	Format:	ChanOff
		This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.		
	18:16	ExecSize	Format:	ExecSize
		This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.		
	15:0	Header	Format:	Header

EU_INSTRUCTION_BRANCH_ONE_SRC

EU_INSTRUCTION_BRANCH_ONE_SRC							
DWord	Bit	Description					
0..3	127:96	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.IslImm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.IslImm]==false)	Format:	MBZ	
Exists If:	([Src0.IslImm]==false)						
Format:	MBZ						
127:96	JIP <table border="1"> <tr> <td>Exists If:</td><td>([Src0.IslImm]==true)</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table> <p>The byte-aligned jump distance if a jump is taken for the channel</p>	Exists If:	([Src0.IslImm]==true)	Format:	S31		
Exists If:	([Src0.IslImm]==true)						
Format:	S31						
95:80	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.IslImm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.IslImm]==false)	Format:	MBZ		
Exists If:	([Src0.IslImm]==false)						
Format:	MBZ						
95:64	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.IslImm]==true)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.IslImm]==true)	Format:	MBZ		
Exists If:	([Src0.IslImm]==true)						
Format:	MBZ						
79:66	Src0.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src0.IslImm]==false)</td></tr> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Exists If:	([Src0.IslImm]==false)	Format:	DirectOperand		
Exists If:	([Src0.IslImm]==false)						
Format:	DirectOperand						
65:64	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.IslImm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.IslImm]==false)	Format:	MBZ		
Exists If:	([Src0.IslImm]==false)						
Format:	MBZ						
63:50	Dst.Operand <table border="1"> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Format:	DirectOperand				
Format:	DirectOperand						
49:47	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
46	Src0.IslImm This field indicate that Source 0 operand is carrying an immediate value. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>false</td></tr> <tr> <td>1</td><td>true</td></tr> </tbody> </table>	Value	Name	0	false	1	true
Value	Name						
0	false						
1	true						

EU_INSTRUCTION_BRANCH_ONE_SRC

	45:34	Reserved										
		Access:	RO									
		Format:	MBZ									
	33	BranchCtrl	This field is used by <i>goto</i> , <i>if</i> , and <i>else</i> instructions to control branching. See the goto instruction description for more information about BranchCtrl.									
	32	AtomicCtrl										
		Format:	AtomicCtrl									
	31	MaskCtrl	Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".									
			<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Normal [Default]</td><td>Normal. Per channel write enable used for final write enable generation.</td></tr> <tr> <td>1</td><td>NoMask</td><td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td></tr> </tbody> </table>	Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description										
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.										
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.										
	30	Reserved										
	29	CmptCtrl										
		Format:	MBZ									
			Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.									
			<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>NoCompaction [Default]</td><td>No compaction. 128-bit native instruction supporting all instruction options.</td></tr> <tr> <td>1</td><td>Compacted</td><td>Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.</td></tr> </tbody> </table>	Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
Value	Name	Description										
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.										
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.										
	28	PredInv	This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields									
			<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Positive [Default]</td><td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td></tr> <tr> <td>1</td><td>Negative</td><td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td></tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description										
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.										
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.										

EU_INSTRUCTION_BRANCH_ONE_SRC

	27:24	PredCtrl
		Format: PredCtrl
<p>This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.</p>		
	23	FlagRegNum[0]
<p>This field specifies bit[0] of the register number for a flag register operand.</p>		
	22	FlagSubRegNum
<p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>		
	21:19	ChanOff
		Format: ChanOff
<p>This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>		
	18:16	ExecSize
		Format: ExecSize
<p>This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.</p>		
	15:0	Header
		Format: Header

EU_INSTRUCTION_BRANCH_TWO_SRC

EU_INSTRUCTION_BRANCH_TWO_SRC						
DWord	Bit	Description				
0..3	127:96	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslimm]==false)	Format:	MBZ
Exists If:	([Src0.lslimm]==false)					
Format:	MBZ					
	127:96	JIP <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==true)</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table> <p>The byte-aligned jump distance if a jump is taken for the channel.</p>	Exists If:	([Src0.lslimm]==true)	Format:	S31
Exists If:	([Src0.lslimm]==true)					
Format:	S31					
	95:80	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslimm]==false)	Format:	MBZ
Exists If:	([Src0.lslimm]==false)					
Format:	MBZ					
	95:64	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==true) AND ([Src1.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslimm]==true) AND ([Src1.lslimm]==false)	Format:	MBZ
Exists If:	([Src0.lslimm]==true) AND ([Src1.lslimm]==false)					
Format:	MBZ					
	95:64	UIP <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==true) AND ([Src1.lslimm]==true)</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table> <p>The byte aligned jump distance if a jump is taken for the instruction.</p>	Exists If:	([Src0.lslimm]==true) AND ([Src1.lslimm]==true)	Format:	S31
Exists If:	([Src0.lslimm]==true) AND ([Src1.lslimm]==true)					
Format:	S31					
	79:66	Src0.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Exists If:	([Src0.lslimm]==false)	Format:	DirectOperand
Exists If:	([Src0.lslimm]==false)					
Format:	DirectOperand					
	65:64	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslimm]==false)	Format:	MBZ
Exists If:	([Src0.lslimm]==false)					
Format:	MBZ					
	63:50	Dst.Operand <table border="1"> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Format:	DirectOperand		
Format:	DirectOperand					
	49:48	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	47	Src1.lslimm This field indicate that Source 1 operand is carrying an immediate value				

EU_INSTRUCTION_BRANCH_TWO_SRC

		Value	Name
		0	false
		1	true
46	Src0.IslImm	This field indicate that Source 0 operand is carrying an immediate value	
		Value	Name
		0	false
		1	true
45:34	Reserved		
	Access:	RO	
	Format:	MBZ	
33	BranchCtrl	This field is used by <i>goto</i> , <i>if</i> , and <i>else</i> instructions to control branching. See the goto instruction description for more information about BranchCtrl.	
32	AtomicCtrl	Format:	AtomicCtrl
31	MaskCtrl	Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".	
	Value	Name	Description
	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.
	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
30	Reserved		
29	CmptCtrl	Format:	MBZ
	Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.		
	Value	Name	Description
	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.
	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.

EU_INSTRUCTION_BRANCH_TWO_SRC

	28	PredInv This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields									
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Positive [Default]</td> <td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Negative</td> <td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td> </tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description									
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.									
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.									
	27:24	PredCtrl <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%; text-align: center;">PredCtrl</td> </tr> </table> <p>This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.</p>	Format:	PredCtrl							
Format:	PredCtrl										
	23	FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.									
	22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.									
	21:19	ChanOff <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%; text-align: center;">ChanOff</td> </tr> </table> <p>This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>	Format:	ChanOff							
Format:	ChanOff										
	18:16	ExecSize <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%; text-align: center;">ExecSize</td> </tr> </table> <p>This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.</p>	Format:	ExecSize							
Format:	ExecSize										
	15:0	Header <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%; text-align: center;">Header</td> </tr> </table>	Format:	Header							
Format:	Header										

EU_INSTRUCTION_DPAS_THREE_SRC

EU_INSTRUCTION_DPAS_THREE_SRC						
DWord	Bit	Description				
0..3	127:114	Src2.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Exists If:	([Src2.lslimm]==false)	Format:	DirectOperand
Exists If:	([Src2.lslimm]==false)					
Format:	DirectOperand					
127:112	Src2.ImmValue[15:0] <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==true)</td></tr> </table>	Exists If:	([Src2.lslimm]==true)			
Exists If:	([Src2.lslimm]==true)					
113:112	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src2.lslimm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src2.lslimm]==false)	Format:	MBZ	
Exists If:	([Src2.lslimm]==false)					
Format:	MBZ					
111:98	Src1.Operand <table border="1"> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Format:	DirectOperand			
Format:	DirectOperand					
97:96	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
95:92	CondCtrl <table border="1"> <tr> <td>Format:</td><td>FlagModifier</td></tr> </table>	Format:	FlagModifier			
Format:	FlagModifier					
91	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
90:88	Src1.DataType <table border="1"> <tr> <td>Format:</td><td>TernaryDataType</td></tr> </table>	Format:	TernaryDataType			
Format:	TernaryDataType					
87:86	Src1.SubBytePrecision <table border="1"> <tr> <td>Format:</td><td>SubBytePrecision</td></tr> </table>	Format:	SubBytePrecision			
Format:	SubBytePrecision					
85:84	Src2.SubBytePrecision <table border="1"> <tr> <td>Format:</td><td>SubBytePrecision</td></tr> </table>	Format:	SubBytePrecision			
Format:	SubBytePrecision					
83	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
82:80	Src2.DataType <table border="1"> <tr> <td>Format:</td><td>TernaryDataType</td></tr> </table>	Format:	TernaryDataType			
Format:	TernaryDataType					

EU_INSTRUCTION_DPAS_THREE_SRC

	79:66	Src0.Operand																	
		Exists If:	([Src0.IsImm]==false)																
		Format:	DirectOperand																
	79:64	Src0.ImmValue[15:0]																	
		Exists If:	([Src0.IsImm]==true)																
	65:64	Reserved																	
		Exists If:	([Src0.IsImm]==false)																
		Format:	MBZ																
	63:50	Dst.Operand																	
		Format:	DirectOperand																
	49:48	SystolicDepth	This field describes the systolic depth of the operation (the sdepth parameter in syntax).																
			<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>16 deep</td> </tr> <tr> <td style="text-align: center;">1</td> <td>2 deep</td> </tr> <tr> <td style="text-align: center;">2</td> <td>4 deep</td> </tr> <tr> <td style="text-align: center;">3</td> <td>8 deep</td> </tr> </tbody> </table>	Value	Name	0	16 deep	1	2 deep	2	4 deep	3	8 deep						
Value	Name																		
0	16 deep																		
1	2 deep																		
2	4 deep																		
3	8 deep																		
	47	Src2.IsImm	This field indicate that the src2 operand holds an immediate value.																
			<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true										
Value	Name																		
0	false																		
1	true																		
	46	Src0.IsImm	This field indicate that the src0 operand holds an immediate value.																
			<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true										
Value	Name																		
0	false																		
1	true																		
	45:43	RepeatCount	This field indicate the number of instructions to be created from a single macro instruction.																
			<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>1</td> </tr> <tr> <td style="text-align: center;">1</td> <td>2</td> </tr> <tr> <td style="text-align: center;">2</td> <td>3</td> </tr> <tr> <td style="text-align: center;">3</td> <td>4</td> </tr> <tr> <td style="text-align: center;">4</td> <td>5</td> </tr> <tr> <td style="text-align: center;">5</td> <td>6</td> </tr> <tr> <td style="text-align: center;">6</td> <td>7</td> </tr> </tbody> </table>	Value	Name	0	1	1	2	2	3	3	4	4	5	5	6	6	7
Value	Name																		
0	1																		
1	2																		
2	3																		
3	4																		
4	5																		
5	6																		
6	7																		

EU_INSTRUCTION_DPAS_THREE_SRC

		7	8										
42:40	Src0.DataType	Format: TernaryDataType											
39	ExecDataType	This field indicate the datatype mode of ternary instruction. Integer or Float.											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; color: blue;">Value</th><th style="text-align: center; color: blue;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td style="text-align: center;">Integer</td></tr> <tr> <td style="text-align: center;">1</td><td style="text-align: center;">Float</td></tr> </tbody> </table>			Value	Name	0	Integer	1	Float			
Value	Name												
0	Integer												
1	Float												
38:36	Dst.DataType	Format: TernaryDataType											
35	Reserved	Format: MBZ											
34	Saturate	Format: Saturate											
33	AccWrCtrl	Format: AccWrCtrl											
32	AtomicCtrl	Format: AtomicCtrl											
31	MaskCtrl	Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; color: blue;">Value</th><th style="text-align: center; color: blue;">Name</th><th style="text-align: center; color: blue;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td style="text-align: center;">Normal [Default]</td><td>Normal. Per channel write enable used for final write enable generation.</td></tr> <tr> <td style="text-align: center;">1</td><td style="text-align: center;">NoMask</td><td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td></tr> </tbody> </table>			Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description											
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.											
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.											
30	Reserved												
29	CmptCtrl	Format: MBZ											
	Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.												
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; color: blue;">Value</th><th style="text-align: center; color: blue;">Name</th><th style="text-align: center; color: blue;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td style="text-align: center;">NoCompaction [Default]</td><td>No compaction. 128-bit native instruction supporting all instruction options.</td></tr> </tbody> </table>			Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.			
Value	Name	Description											
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.											

EU_INSTRUCTION_DPAS_THREE_SRC

		1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.									
	28	PredInv	This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields	<table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Positive [Default]</td> <td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td> </tr> <tr> <td>1</td> <td>Negative</td> <td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td> </tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description											
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.											
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.											
	27:24	PredCtrl	Format:	PredCtrl									
			This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.										
	23	FlagRegNum[0]	This field specifies bit[0] of the register number for a flag register operand.										
	22	FlagSubRegNum	This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.										
	21:19	ChanOff	Format:	ChanOff									
			This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.										
	18:16	ExecSize	Format:	ExecSize									
			This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.										
	15:0	Header	Format:	Header									

EU_INSTRUCTION_ILLEGAL

EU_INSTRUCTION_ILLEGAL						
DWord	Bit	Description				
0..3	127:7	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
6:0	Opcode <table border="1"> <tr> <td>Format:</td><td>EU_OPCODE</td></tr> </table>	Format:	EU_OPCODE			
Format:	EU_OPCODE					

EU_INSTRUCTION_MATH

EU_INSTRUCTION_MATH						
DWord	Bit	Description				
0..3	127:126	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)	Format:	MBZ
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)					
Format:	MBZ					
127:96	Src0.ImmValue[31:0] <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==true) AND ([Src1.lslmm]==false)</td></tr> </table>	Exists If:	([Src0.lslmm]==true) AND ([Src1.lslmm]==false)			
Exists If:	([Src0.lslmm]==true) AND ([Src1.lslmm]==false)					
127:96	Src1.ImmValue[31:0] <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==true)</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==true)			
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==true)					
125:122	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)	Format:	MBZ	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)					
Format:	MBZ					
121:120	Src1.Mod <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false)</td></tr> <tr> <td>Format:</td><td>SrcMod</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)	Format:	SrcMod	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)					
Format:	SrcMod					
119:116	Src1.VertStride <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false)</td></tr> <tr> <td>Format:</td><td>VertStride</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)	Format:	VertStride	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)					
Format:	VertStride					
115:113	Src1.Width <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false)</td></tr> <tr> <td>Format:</td><td>Width</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)	Format:	Width	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)					
Format:	Width					
112	Reserved <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)	Format:	MBZ	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false)					
Format:	MBZ					
111:98	Src1.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]==INVNM)</td></tr> <tr> <td>Format:</td><td>MacroOperand</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]==INVNM)	Format:	MacroOperand	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]==INVNM)					
Format:	MacroOperand					
111:98	Src1.Operand <table border="1"> <tr> <td>Exists If:</td><td>([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]!=INVNM)</td></tr> <tr> <td>Format:</td><td>DirectOperand</td></tr> </table>	Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]!=INVNM)	Format:	DirectOperand	
Exists If:	([Src0.lslmm]==false) AND ([Src1.lslmm]==false) AND ([FuncCtrl]!=INVNM)					
Format:	DirectOperand					

EU_INSTRUCTION_MATH

	97:96	Src1.HorzStride
		Exists If: ([Src0.IsImm]==false) AND ([Src1.IsImm]==false)
		Format: HorzStride
	95:92	FuncCtrl
		Format: MathFC
	91:88	Src1.DataType
		Exists If: ([Src0.IsImm]==false) AND ([Src1.IsImm]==true)
		Format: ImmDataType
	91:88	Src1.DataType
		Exists If: ([Src0.IsImm]==false) AND ([Src1.IsImm]==false)
		Format: RegDataType
	91:64	Reserved
		Exists If: ([Src0.IsImm]==true)
		Format: MBZ
	87:84	Src0.VertStride
		Exists If: ([Src0.IsImm]==false)
		Format: VertStride
	83:81	Src0.Width
		Exists If: ([Src0.IsImm]==false)
		Format: Width
	80	Reserved
		Exists If: ([Src0.IsImm]==false)
		Format: MBZ
	79:66	Src0.Operand
		Exists If: ([Src0.IsImm]==false) AND ([[FuncCtrl]==INV] OR ([FuncCtrl]==RSQTM))
		Format: MacroOperand
	79:66	Src0.Operand
		Exists If: ([Src0.IsImm]==false) AND ([[FuncCtrl]!==INV] AND ([FuncCtrl]!==RSQTM))
		Format: DirectOperand
	65:64	Src0.HorzStride
		Exists If: ([Src0.IsImm]==false)
		Format: HorzStride
	63:50	Dst.Operand
		Exists If: ([FuncCtrl]!==INV) AND ([FuncCtrl]!==RSQTM)
		Format: DirectOperand

EU_INSTRUCTION_MATH

	63:50	Dst.Operand		
		Exists If:	([FuncCtrl]==INV) OR ([FuncCtrl]==RSQTM)	
		Format:	MacroOperand	
	49:48	Dst.HorzStride		
		Format:	HorzStride	
	47	Src1.IslImm	This field indicate that Source 1 operand is carrying an immediate value	
			Value	Name
		0	false	
		1	true	
	46	Src0.IslImm	This field indicate that Source 0 operand is carrying an immediate value.	
			Value	Name
		0	false	
		1	true	
	45:44	Src0.Mod		
		Exists If:	([Src0.IslImm]==false)	
		Format:	SrcMod	
	45:44	Reserved		
		Exists If:	([Src0.IslImm]==true)	
		Format:	MBZ	
	43:40	Src0.DataType		
		Exists If:	([Src0.IslImm]==false)	
		Format:	RegDataType	
	43:40	Src0.DataType		
		Exists If:	([Src0.IslImm]==true)	
		Format:	ImmDataType	
	39:36	Dst.DataType		
		Format:	RegDataType	
	35	Reserved		
		Access:	RO	
		Format:	MBZ	
	34	Saturate		
		Format:	Saturate	
	33	AccWrCtrl		
		Format:	AccWrCtrl	

EU_INSTRUCTION_MATH

	32	AtomicCtrl									
		Format: AtomicCtrl									
	31	MaskCtrl Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0". <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; color: #0070C0;">Value</th> <th style="background-color: #e0f2ff; color: #0070C0;">Name</th> <th style="background-color: #e0f2ff; color: #0070C0;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal [Default]</td> <td>Normal. Per channel write enable used for final write enable generation.</td> </tr> <tr> <td>1</td> <td>NoMask</td> <td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td> </tr> </tbody> </table>	Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description									
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.									
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.									
	30	Reserved									
	29	CmptCtrl Format: MBZ Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; color: #0070C0;">Value</th> <th style="background-color: #e0f2ff; color: #0070C0;">Name</th> <th style="background-color: #e0f2ff; color: #0070C0;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>NoCompaction [Default]</td> <td>No compaction. 128-bit native instruction supporting all instruction options.</td> </tr> <tr> <td>1</td> <td>Compacted</td> <td>Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.</td> </tr> </tbody> </table>	Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
Value	Name	Description									
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.									
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.									
	28	PredInv This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; color: #0070C0;">Value</th> <th style="background-color: #e0f2ff; color: #0070C0;">Name</th> <th style="background-color: #e0f2ff; color: #0070C0;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Positive [Default]</td> <td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td> </tr> <tr> <td>1</td> <td>Negative</td> <td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td> </tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description									
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.									
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.									
	27:24	PredCtrl Format: PredCtrl This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.									

EU_INSTRUCTION_MATH

	23	FlagRegNum[0] This field specifies bit[0] of the register number for a flag register operand.		
	22	FlagSubRegNum This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.		
	21:19	ChanOff <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">ChanOff</td> </tr> </table> <p>This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>	Format:	ChanOff
Format:	ChanOff			
	18:16	ExecSize <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">ExecSize</td> </tr> </table> <p>This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.</p>	Format:	ExecSize
Format:	ExecSize			
	15:0	Header <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Header</td> </tr> </table>	Format:	Header
Format:	Header			

EU_INSTRUCTION_NOP

EU_INSTRUCTION_NOP						
DWord	Bit	Description				
0..3	127:31	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
30	Reserved					
29:28	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
27:26	Reserved <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					
25:18	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
17:16	Reserved <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ			
Format:	MBZ					
15:0	Header <table border="1"> <tr> <td>Format:</td><td>Header</td></tr> </table>	Format:	Header			
Format:	Header					

EU_INSTRUCTION_SEND

EU_INSTRUCTION_SEND			
DWord	Bit	Description	
0..3	127:124	ExDesc[31:28]	
		Exists If:	([ExDesc.IsReg]==false)
		Format:	ExMsgDesc[31:28]
	127:124	Reserved	
		Exists If:	([ExDesc.IsReg]==true)
		Format:	MBZ
	123:122	Desc[31:30]	
		Exists If:	([Desc.IsReg]==false)
		Format:	MsgDesc[31:30]
	123:113	Reserved	
		Exists If:	([Desc.IsReg]==true)
		Format:	MBZ
	121:113	Desc[19:11]	
		Exists If:	([Desc.IsReg]==false)
		Format:	MsgDesc[19:11]
	112	Reserved	
		Access:	RO
		Format:	MBZ
	111:104	Src1.RegNum	
		Format:	DirectOperand[13:6]
	103:99	Src1.Length	
		Exists If:	([ExDesc.IsReg]==false)
		Format:	ExMsgDesc[10:6]
	103:99	Src1.Length	
		Exists If:	([ExDesc.IsReg]==true) AND ([ExBSO]==true)
	103:99	Reserved	
		Exists If:	([ExDesc.IsReg]==true) AND ([ExBSO]==false)
		Format:	MBZ
	98	Src1.RegFile	
		Format:	DirectOperand[0]

EU_INSTRUCTION_SEND

	97:96	Reserved	
		Exists If:	([ExDesc.IsReg]==true)
		Format:	MBZ
	97:96	ExDesc[27:26]	
		Exists If:	([ExDesc.IsReg]==false)
		Format:	ExMsgDesc[27:26]
	95:92	SFID	
		Format:	SFID
	91:81	Reserved	
		Exists If:	([Desc.IsReg]==true)
		Format:	MBZ
	91:81	Desc[10:0]	
		Exists If:	([Desc.IsReg]==false)
		Format:	MsgDesc[10:0]
	80	Reserved	
		Access:	RO
		Format:	MBZ
	79:72	Src0.RegNum	
		Format:	DirectOperand[13:6]
	71	MsgDesc[29]	
		Exists If:	([Desc.IsReg]==false)
		Format:	MsgDesc[29:29]
	71:67	Reserved	
		Exists If:	([Desc.IsReg]==true)
		Format:	MBZ
	70:67	Src0.Length	
		Exists If:	([Desc.IsReg]==false)
		Format:	MsgDesc[28:25]
	66	Src0.RegFile	
		Format:	DirectOperand[0]
	65:64	Reserved	
		Exists If:	([ExDesc.IsReg]==true)
		Format:	MBZ
	65:64	ExDesc[25:24]	
		Exists If:	([ExDesc.IsReg]==false)
		Format:	ExMsgDesc[25:24]

EU_INSTRUCTION_SEND

	63:56	Dst.RegNum	Format: DirectOperand[13:6]						
	55:51	Dst.Length	Exists If: ([Desc.IsReg]==false) Format: MsgDesc[24:20]						
	55:51	Reserved	Exists If: ([Desc.IsReg]==true) Format: MBZ						
	50	Dst.RegFile	Format: DirectOperand[0]						
	49	ExDesc.IsReg	This field indicates that the extended message descriptor is provided by the address register, selected by the AddrSubRegNum[3:1]. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true
Value	Name								
0	false								
1	true								
	48	Desc.IsReg	This field indicates that the message descriptor is provided by the address subregister a0.0. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>false</td> </tr> <tr> <td style="text-align: center;">1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true
Value	Name								
0	false								
1	true								
	47:43	Reserved	Exists If: ([ExDesc.IsReg]==true) Format: MBZ						
	47:35	ExDesc[23:11]	Exists If: ([ExDesc.IsReg]==false) Format: ExMsgDesc[23:11]						
	42:40	AddrSubRegNum[3:1]	Exists If: ([ExDesc.IsReg]==true) Format: AddrSubRegNum[3:1]						
	39	ExBSO	Exists If: ([ExDesc.IsReg]==true) This field indicate the Extended Bindless Surface Offset (ExBSO) mode. When in ExBSO mode the BSO is extended to 26bits and occupies the whole of address register selected by AddrSubRegNum[3:1], the CPS and Src1.Length fields are taken as immediate values from instruction.						

EU_INSTRUCTION_SEND

		Value	Name	
		0	Legacy [Default]	
		1	ExBSO	
38:36	Reserved			
	Exists If:	([ExDesc.IsReg]==true)		
	Format:	MBZ		
35	Reserved			
	Exists If:	([ExDesc.IsReg]==true) AND ([ExBSO]==false)		
	Format:	MBZ		
35	ExMsgDesc[11]			
	Exists If:	([ExDesc.IsReg]==true) AND ([ExBSO]==true)		
	Format:	ExMsgDesc[11:11]		
34	EOT			
	This field controls the termination of the thread. For a send instruction, if this field is set, EU will terminate the thread and also set the EOT bit in the message sideband. This field only applies to the send instruction. It is not present for other instructions.			
		Value	Name	
		0	Thread is not terminated	
		1	EOT	
33	FusionCtrl			
	This field provides explicit control for EU fusion lock-step execution. When this bit is set to 1b, the instruction is executed serially starting from the first EU to the last EU in the fused set.			
		Value	Name	
		0	Normal lockstep execution	
		1	Serialized execution	
32	AtomicCtrl			
	Format:	AtomicCtrl		
31	MaskCtrl			
	Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".			
		Value	Name	Description
		0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.
		1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
30	Reserved			

EU_INSTRUCTION_SEND

	29	CmptCtrl									
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ							
Format:	MBZ										
<p>Compaction Control Indicates whether the instruction is compacted to the 64-bit compact instruction format. When this bit is set, the 64-bit compact instruction format is used. The EU decodes the compact format using lookup tables internal to the hardware, but documented for use by software tools. Only some instruction variations can be compacted, the variations supported by those lookup tables and the compact format. See EU Compact Instruction Format for more information.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>NoCompaction [Default]</td><td>No compaction. 128-bit native instruction supporting all instruction options.</td></tr> <tr> <td>1</td><td>Compacted</td><td>Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.</td></tr> </tbody> </table>			Value	Name	Description	0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.	1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.
Value	Name	Description									
0	NoCompaction [Default]	No compaction. 128-bit native instruction supporting all instruction options.									
1	Compacted	Compaction is enabled. 64-bit compact instruction supporting only some instruction variations.									
	28	PredInv									
		<p>This field, together with PredCtrl, enables and controls the generation of the predication mask for the instruction. When it is set, the predication uses the inverse of the predication bits generated according to setting of Predicate Control. In other words, effect of PredInv happens after PredCtrl. This field is ignored by hardware if Predicate Control is set to 0000 - there is no predication. PMask is the final predication mask produced by the effects of both fields</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Positive [Default]</td><td>Positive polarity of predication. Use the predication mask produced by PredCtrl.</td></tr> <tr> <td>1</td><td>Negative</td><td>Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.</td></tr> </tbody> </table>	Value	Name	Description	0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.	1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.
Value	Name	Description									
0	Positive [Default]	Positive polarity of predication. Use the predication mask produced by PredCtrl.									
1	Negative	Negative polarity of predication. If PredCtrl is nonzero, invert the predication mask.									
	27:24	PredCtrl									
		<table border="1"> <tr> <td>Format:</td><td>PredCtrl</td></tr> </table> <p>This field, together with PredInv, enables and controls the generation of the predication mask for the instruction. It allows per-channel conditional execution of the instruction based on the content of the selected flag register.</p>	Format:	PredCtrl							
Format:	PredCtrl										
	23	FlagRegNum[0]									
		<p>This field specifies bit[0] of the register number for a flag register operand.</p>									
	22	FlagSubRegNum									
		<p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>									
	21:19	ChanOff									
		<table border="1"> <tr> <td>Format:</td><td>ChanOff</td></tr> </table> <p>This field provides offset information for ARF selection. This can be thought of as a starting channel offset for the execution mask and other ARF registers implicitly accessed.</p>	Format:	ChanOff							
Format:	ChanOff										

EU_INSTRUCTION_SEND

	18:16	ExecSize
		Format: ExecSize
This field determines the number of channels operating in parallel for this instruction. The size cannot exceed the maximum number of channels allowed for the given data type.		
	15:0	Header
		Format: Header

EU_INSTRUCTION_SYNC

EU_INSTRUCTION_SYNC							
DWord	Bit	Description					
0..3	127:96	Reserved <table border="1"> <tr> <td>Exists If:</td> <td>([Src0.IsImm]==false)</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Exists If:	([Src0.IsImm]==false)	Format:	MBZ	
Exists If:	([Src0.IsImm]==false)						
Format:	MBZ						
127:96	Src0.ImmValue[31:0] <table border="1"> <tr> <td>Exists If:</td> <td>([Src0.IsImm]==true)</td> </tr> </table>	Exists If:	([Src0.IsImm]==true)				
Exists If:	([Src0.IsImm]==true)						
95:92	SyncCtrl <table border="1"> <tr> <td>Format:</td> <td>SyncFC</td> </tr> </table>	Format:	SyncFC				
Format:	SyncFC						
91:88	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
87	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
86:80	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
79:66	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
65:50	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
49:48	Dst.HorzStride <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>01b</td> <td>1 elements [Default]</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	01b	1 elements [Default]	Others	Reserved
Value	Name						
01b	1 elements [Default]						
Others	Reserved						
47	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						
46	Src0.IsImm This field indicate that Source 0 operand is carrying an immediate value. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>false</td> </tr> <tr> <td>1</td> <td>true</td> </tr> </tbody> </table>	Value	Name	0	false	1	true
Value	Name						
0	false						
1	true						
45:44	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ						

EU_INSTRUCTION_SYNC

		Src0.DataType											
	43:40	Exists If: ([Src0.IsImm]==true)											
		Format: ImmDataType											
	43:40	Reserved											
		Exists If: ([Src0.IsImm]==false)											
		Format: MBZ											
	39:33	Reserved											
		Format: MBZ											
	32	AtomicCtrl											
		Format: AtomicCtrl											
	31	MaskCtrl											
		Mask Control (formerly Write Enable Control). This field determines if the per channel write enables are used to generate the final write enable. This field should be normally "0".											
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal [Default]</td> <td>Normal. Per channel write enable used for final write enable generation.</td> </tr> <tr> <td>1</td> <td>NoMask</td> <td>NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.</td> </tr> </tbody> </table>			Value	Name	Description	0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.	1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.
Value	Name	Description											
0	Normal [Default]	Normal. Per channel write enable used for final write enable generation.											
1	NoMask	NoMask. Skips the check for PclP[n] == ExIP before enabling a channel, as described in the Evaluate Write Enable section.											

Event Data Payload

MDP_EVENT - Event Data Payload						
DWord	Bit	Description				
0	31:24	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
23:0	Event ID <table border="1"> <tr> <td>Format:</td><td>U24</td></tr> </table> <p>Indicates the ID of the event to be signaled.</p>	Format:	U24			
Format:	U24					
1..7	223:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

ExMsgDesc

ExMsgDesc			
DWord	Bit	Description	
0	31:12	ExtendedFunctionControl[31:12]	
		Format:	U20
		This field is sent to the target function unit as extended function control.	
	11	CPS LOD Compensation	
		Exists	(Structure[EU_INSTRUCTION_SEND][ExDesc.IsReg]==false) OR
		If:	(Structure[EU_INSTRUCTION_SEND][ExBSO]==false)
0	11:6	ExtendedFunctionControl[11:6]	
		Exists	(Structure[EU_INSTRUCTION_SEND][ExDesc.IsReg]==true) AND
		If:	(Structure[EU_INSTRUCTION_SEND][ExBSO]==true)
	10:6	Extended Message Length	
		Exists	(Structure[EU_INSTRUCTION_SEND][ExDesc.IsReg]==false) OR
		If:	(Structure[EU_INSTRUCTION_SEND][ExBSO]==false)
0		Format:	U5
		This field specifies the number of 256-bit GRF registers starting from <Src1.RegNum> to be sent out on the request message payload.	
		Programming Notes	
		When <Src1> is null this field must be 0.	
	5:0	Reserved	
		Format:	MBZ

Extended Message Descriptor Render Target

Extended Message Descriptor Render Target						
DWord	Bit	Description				
0	31:25	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
24:21	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
20	Null Render Target <table border="1"> <tr> <td align="center">Programming Notes</td> </tr> <tr> <td>For Texel Shaders, this bit must be set while sending a NULL Render Target Write Message to communicate End of Texel Shader Thread (EOT) to the AMFSunit.</td> </tr> </table>	Programming Notes	For Texel Shaders, this bit must be set while sending a NULL Render Target Write Message to communicate End of Texel Shader Thread (EOT) to the AMFSunit.			
Programming Notes						
For Texel Shaders, this bit must be set while sending a NULL Render Target Write Message to communicate End of Texel Shader Thread (EOT) to the AMFSunit.						
19:16	Pixel shading phase for CPS+PS inner loop <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td>The loop counter value of a PS phase within CPS+PS(+S) monolithic shader; this value is same as value delivered to Pixel Interpolator when requesting input data for a new PS loop phase. Data Port uses this index to match pixel XY positions delivered by bypass path from PI hardware when a new phase started.</td> </tr> <tr> <td align="center">Programming Notes</td> </tr> <tr> <td>The SIMD width of a render target read/write message with PS phase counter must match SIMD width of the Pixel Interpolator Pull message which returns PS phase counter.</td> </tr> </table>	Format:	U4	The loop counter value of a PS phase within CPS+PS(+S) monolithic shader; this value is same as value delivered to Pixel Interpolator when requesting input data for a new PS loop phase. Data Port uses this index to match pixel XY positions delivered by bypass path from PI hardware when a new phase started.	Programming Notes	The SIMD width of a render target read/write message with PS phase counter must match SIMD width of the Pixel Interpolator Pull message which returns PS phase counter.
Format:	U4					
The loop counter value of a PS phase within CPS+PS(+S) monolithic shader; this value is same as value delivered to Pixel Interpolator when requesting input data for a new PS loop phase. Data Port uses this index to match pixel XY positions delivered by bypass path from PI hardware when a new phase started.						
Programming Notes						
The SIMD width of a render target read/write message with PS phase counter must match SIMD width of the Pixel Interpolator Pull message which returns PS phase counter.						
15	Src0 Alpha Present <table border="1"> <tr> <td align="center">Programming Notes</td> </tr> <tr> <td>SW must not send a header to send Src0 Alpha present, but instead, it must set this bit and avoid sending the header for RT write messages.</td> </tr> </table>	Programming Notes	SW must not send a header to send Src0 Alpha present, but instead, it must set this bit and avoid sending the header for RT write messages.			
Programming Notes						
SW must not send a header to send Src0 Alpha present, but instead, it must set this bit and avoid sending the header for RT write messages.						
14:12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
11:10	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
9:6	Extended Message Length <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td>This field specifies the number of 256-bit GRF registers starting from <src1> to be sent out on the request message payload. Valid value ranges from 0 to 15. Must be 0 when <src1> is null</td> </tr> </table>	Format:	U4	This field specifies the number of 256-bit GRF registers starting from <src1> to be sent out on the request message payload. Valid value ranges from 0 to 15. Must be 0 when <src1> is null		
Format:	U4					
This field specifies the number of 256-bit GRF registers starting from <src1> to be sent out on the request message payload. Valid value ranges from 0 to 15. Must be 0 when <src1> is null						

Extended Message Descriptor Render Target

		register.				
5	End of Thread	This field, if set, indicates that this is the final message of the thread and the threads resources can be reclaimed.				
4	Reserved	<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
3:0	Target Function ID	<p>This field indicates the function unit for which the message is intended. <i>Refer to GPU Overview document for the mapping of Shared Function IDs</i></p>				

Extended Message Descriptor - Sampling Engine

Extended Message Descriptor - Sampling Engine				
DWord	Bit	Description		
0	31:6	<p>Bindless Surface Offset</p> <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[31:6]</td> </tr> </table>	Format:	SurfaceStateOffset[31:6]
Format:	SurfaceStateOffset[31:6]			
5:0	<p>Description</p> <p>Specifies the bindless surface offset if the Binding Table Index is set to 252. Ignored otherwise. The bindless surface offset is added to the Bindless Surface Base Address as bits 31:6 of the byte-based address. The resulting address is the location of SURFACE_STATE for this message. This offset is to a 64-Byte Aligned RENDER_SURFACE_STATE object in memory.</p> <p>Ignore</p> <p>These bits are ignored and are not included in the message to Sampler.</p>			

ExtendedMessageDescriptor-Sampling Engine Non-Bindless

ExtendedMessageDescriptor-Sampling Engine Non-Bindless								
DWord	Bit	Description						
0	31:12	<p>Bindless Surface Offset</p> <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[25:6]</td> </tr> </table> <p>Specifies the bindless surface offset if the Binding Table Index is set to 252. Ignored otherwise. The bindless surface offset is added to the Bindless Surface Base Address as bits 25:6 of the byte-based address. The resulting address is the location of SURFACE_STATE for this message.</p>	Format:	SurfaceStateOffset[25:6]				
Format:	SurfaceStateOffset[25:6]							
This format of the Extended Message Descriptor is only used for Non-Bindless surface states.								
11	11	<p>CPS Message LOD Compensation Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Specifies whether LOD Compensation is enabled for this message. See CPS LOD Compensation Enable in SAMPLER_STATE for more details.</p> <table border="1"> <tr> <td>Programming Notes</td> </tr> <tr> <td>This field must be disabled if the response length of the message is zero.</td> </tr> <tr> <td>This field must be disabled if the messages is from a 32-pixel dispatch thread.</td> </tr> <tr> <td>This field must be disabled unless SIMD Mode is SIMD8* or SIMD16*.</td> </tr> </table>	Format:	Enable	Programming Notes	This field must be disabled if the response length of the message is zero.	This field must be disabled if the messages is from a 32-pixel dispatch thread.	This field must be disabled unless SIMD Mode is SIMD8* or SIMD16*.
Format:	Enable							
Programming Notes								
This field must be disabled if the response length of the message is zero.								
This field must be disabled if the messages is from a 32-pixel dispatch thread.								
This field must be disabled unless SIMD Mode is SIMD8* or SIMD16*.								
10:0	10:0	<p>Execution Unit Extended Message Descriptor Definition</p> <table border="1"> <tr> <td>Format:</td> <td>ExMsgDesc[10:0]</td> </tr> </table>	Format:	ExMsgDesc[10:0]				
Format:	ExMsgDesc[10:0]							

Fence Address Payload

ADDR_FENCE_PAYLOAD - Fence Address Payload							
DWord	Bit	Description					
0	255:96	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO						
Format:	MBZ						
	95:64	L1 Cache Flush Range <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>If Address-range based L1 cache flush operation is enabled with the fence message, this field provides the number of cachelines that are flushed.</p>	Format:	U32			
Format:	U32						
	63:0	L1 Cache Flush Base Address Offset <table border="1"> <tr> <td>Format:</td><td>GA63_0</td></tr> </table> <p>If Address-range based L1 cache flush operation is enabled with the fence message, this field provides the base address of the flush operation. For BTI and A32 addressing modes, the upper 32 bits of this field is ignored by the hardware.</p> <table border="1"> <tr> <th>Restriction</th></tr> <tr> <td>Flush Base address must be CL (64B) aligned.</td></tr> <tr> <td>For A64 addressing mode, the base address must be in proper canonical form.</td></tr> </table>	Format:	GA63_0	Restriction	Flush Base address must be CL (64B) aligned.	For A64 addressing mode, the base address must be in proper canonical form.
Format:	GA63_0						
Restriction							
Flush Base address must be CL (64B) aligned.							
For A64 addressing mode, the base address must be in proper canonical form.							

FFTID Message Header Control

MHC_FFTID - FFTID Message Header Control			
DWord	Bit	Description	
0	31:8	Reserved	
		Access:	RO
		Format:	MBZ
	7:0	FFTID	
		Format:	U8
		Fixed function thread ID, used to free up resources by the thread on thread completion.	

Filter_Coefficient

Filter_Coefficient		
DWord	Bit	Description
0	7:0	Filter Coefficient Format: S1.6 Range : [-1 63/64, +1 63/64]

Filter_Coefficients

Filter_Coefficients		
DWord	Bit	Description
0	63:56	Filter Coefficient Offset 7 Format: Filter_Coefficient
	55:48	Filter Coefficient Offset 6 Format: Filter_Coefficient
	47:40	Filter Coefficient Offset 5 Format: Filter_Coefficient
	39:32	Filter Coefficient Offset 4 Format: Filter_Coefficient
	31:24	Filter Coefficient Offset 3 Format: Filter_Coefficient
	23:16	Filter Coefficient Offset 2 Format: Filter_Coefficient
	15:8	Filter Coefficient Offset 1 Format: Filter_Coefficient
	7:0	Filter Coefficient Offset 0 Format: Filter_Coefficient



Flat Extended Descriptor

EXDESC_FLAT - Flat Extended Descriptor			
Size (in bits):	32		
Default Value:	0x00000000		
Specifies the format of the ExDesc when the Dataport message has DP_ADDR_SURFACE_TYPE = FLAT.			
Programming Notes			
Normally set with an immediate value in EU SEND instruction.			
Restriction			
Base offset must be zero for FLAT accesses.			
DWord	Bit	Description	
0	31:12	Base Offset	Format: S19
	11:0	Reserved	Format: MBZ
Ignored. Bits not available when EU SEND instruction encodes ExDesc as an immediate value.			

FrameDeltaQp

FrameDeltaQp		
DWord	Bit	Description
0..1	63:56	FrameDeltaQp[7] Format: S7
	55:48	FrameDeltaQp[6] Format: S7
	47:40	FrameDeltaQp[5] Format: S7
	39:32	FrameDeltaQp[4] Format: S7
	31:24	FrameDeltaQp[3] Format: S7
	23:16	FrameDeltaQp[2] Format: S7
	15:8	FrameDeltaQp[1] Format: S7
	7:0	FrameDeltaQp[0] Format: S7

FrameDeltaQpRange

FrameDeltaQpRange		
DWord	Bit	Description
0..1	63:56	FrameDeltaQpRange[7] Format: U8
	55:48	FrameDeltaQpRange[6] Format: U8
	47:40	FrameDeltaQpRange[5] Format: U8
	39:32	FrameDeltaQpRange[4] Format: U8
	31:24	FrameDeltaQpRange[3] Format: U8
	23:16	FrameDeltaQpRange[2] Format: U8
	15:8	FrameDeltaQpRange[1] Format: U8
	7:0	FrameDeltaQpRange[0] Format: U8

Gamut_Expansion_Gamma_Correction

Gamut_Expansion_Gamma_Correction	
Source:	VideoEnhancementCS
Size (in bits):	32768
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x01000100, 0x01000100, 0x01000100, 0x01000100, 0x02000200, 0x02000200, 0x02000200, 0x03000300, 0x03000300, 0x03000300, 0x03000300, 0x04000400, 0x04000400, 0x04000400, 0x04000400, 0x05000500, 0x05000500, 0x05000500, 0x05000500, 0x06000600, 0x06000600, 0x06000600, 0x06000600, 0x07000700, 0x07000700, 0x07000700, 0x07000700, 0x08000800, 0x08000800, 0x08000800, 0x08000800, 0x09000900, 0x09000900, 0x09000900, 0x09000900, 0x0A000A00, 0x0A000A00, 0x0A000A00, 0x0A000A00, 0x0B000B00, 0x0B000B00, 0x0B000B00, 0x0B000B00, 0x0C000C00, 0x0C000C00, 0x0C000C00, 0x0C000C00, 0x0D000D00, 0x0D000D00, 0x0D000D00, 0x0D000D00, 0x0E000E00, 0x0E000E00, 0x0E000E00, 0x0E000E00, 0x0F000F00, 0x0F000F00, 0x0F000F00, 0x0F000F00, 0x10001000, 0x10001000, 0x10001000, 0x10001000, 0x11001100, 0x11001100, 0x11001100, 0x11001100, 0x12001200, 0x12001200, 0x12001200, 0x12001200, 0x13001300, 0x13001300, 0x13001300, 0x13001300, 0x14001400, 0x14001400, 0x14001400, 0x14001400, 0x15001500, 0x15001500, 0x15001500, 0x15001500, 0x16001600, 0x16001600, 0x16001600, 0x16001600, 0x17001700, 0x17001700, 0x17001700, 0x17001700, 0x18001800, 0x18001800, 0x18001800, 0x18001800, 0x19001900, 0x19001900, 0x19001900, 0x19001900, 0x1A001A00, 0x1A001A00, 0x1A001A00, 0x1A001A00, 0x1B001B00, 0x1B001B00, 0x1B001B00, 0x1B001B00, 0x1C001C00, 0x1C001C00, 0x1C001C00, 0x1C001C00, 0x1D001D00, 0x1D001D00, 0x1D001D00, 0x1D001D00, 0x1E001E00, 0x1E001E00, 0x1E001E00, 0x1E001E00, 0x1F001F00, 0x1F001F00, 0x1F001F00, 0x1F001F00, 0x20002000, 0x20002000, 0x20002000, 0x20002000, 0x21002100, 0x21002100, 0x21002100, 0x22002200, 0x22002200, 0x22002200, 0x22002200, 0x23002300, 0x23002300, 0x23002300, 0x23002300, 0x24002400, 0x24002400, 0x24002400, 0x25002500, 0x25002500, 0x25002500, 0x25002500, 0x26002600, 0x26002600, 0x26002600, 0x26002600, 0x27002700, 0x27002700, 0x27002700, 0x28002800, 0x28002800, 0x28002800, 0x28002800, 0x29002900, 0x29002900, 0x29002900, 0x29002900, 0x2A002A00, 0x2A002A00, 0x2A002A00, 0x2A002A00, 0x2B002B00, 0x2B002B00, 0x2B002B00, 0x2B002B00, 0x2C002C00, 0x2C002C00, 0x2C002C00, 0x2C002C00, 0x2D002D00, 0x2D002D00, 0x2D002D00, 0x2D002D00, 0x2E002E00, 0x2E002E00, 0x2E002E00, 0x2E002E00, 0x2F002F00, 0x2F002F00, 0x2F002F00, 0x2F002F00, 0x30003000, 0x30003000, 0x30003000, 0x30003000, 0x31003100, 0x31003100, 0x31003100, 0x31003100, 0x32003200, 0x32003200, 0x32003200, 0x32003200, 0x33003300, 0x33003300, 0x33003300, 0x33003300, 0x34003400, 0x34003400, 0x34003400, 0x34003400, 0x35003500, 0x35003500, 0x35003500, 0x35003500, 0x36003600, 0x36003600, 0x36003600, 0x36003600, 0x37003700, 0x37003700, 0x37003700, 0x37003700, 0x38003800, 0x38003800, 0x38003800, 0x38003800, 0x39003900, 0x39003900, 0x39003900, 0x39003900, 0x3A003A00, 0x3A003A00, 0x3A003A00, 0x3A003A00, 0x3B003B00, 0x3B003B00, 0x3B003B00, 0x3B003B00, 0x3C003C00, 0x3C003C00, 0x3C003C00, 0x3C003C00, 0x3D003D00, 0x3D003D00, 0x3D003D00, 0x3D003D00, 0x3E003E00, 0x3E003E00, 0x3E003E00, 0x3E003E00, 0x3F003F00,

Gamut_Expansion_Gamma_Correction

Gamut_Expansion_Gamma_Correction

Gamut_Expansion_Gamma_Correction

```

0xCA00CA00, 0xCA00CA00, 0xCA00CA00, 0xCA00CA00, 0xCB00CB00, 0xCB00CB00,
0xCB00CB00, 0xCB00CB00, 0xCC00CC00, 0xCC00CC00, 0xCC00CC00, 0xCC00CC00,
0xCD00CD00, 0xCD00CD00, 0xCD00CD00, 0xCD00CD00, 0xCE00CE00, 0xCE00CE00,
0xCE00CE00, 0xCE00CE00, 0xCF00CF00, 0xCF00CF00, 0xCF00CF00, 0xCF00CF00,
0xD000D000, 0xD000D000, 0xD000D000, 0xD000D000, 0xD100D100, 0xD100D100,
0xD100D100, 0xD100D100, 0xD200D200, 0xD200D200, 0xD200D200, 0xD200D200,
0xD300D300, 0xD300D300, 0xD300D300, 0xD300D300, 0xD400D400, 0xD400D400,
0xD400D400, 0xD400D400, 0xD500D500, 0xD500D500, 0xD500D500, 0xD500D500,
0xD600D600, 0xD600D600, 0xD600D600, 0xD600D600, 0xD700D700, 0xD700D700,
0xD700D700, 0xD700D700, 0xD800D800, 0xD800D800, 0xD800D800, 0xD800D800,
0xD900D900, 0xD900D900, 0xD900D900, 0xD900D900, 0xDA00DA00, 0xDA00DA00,
0xDA00DA00, 0xDA00DA00, 0xDB00DB00, 0xDB00DB00, 0xDB00DB00, 0xDB00DB00,
0xDC00DC00, 0xDC00DC00, 0xDC00DC00, 0xDC00DC00, 0xDD00DD00, 0xDD00DD00,
0xDD00DD00, 0xDD00DD00, 0xDE00DE00, 0xDE00DE00, 0xDE00DE00, 0xDE00DE00,
0xDF00DF00, 0xDF00DF00, 0xDF00DF00, 0xDF00DF00, 0xE000E000, 0xE000E000,
0xE000E000, 0xE000E000, 0xE100E100, 0xE100E100, 0xE100E100, 0xE100E100,
0xE200E200, 0xE200E200, 0xE200E200, 0xE200E200, 0xE300E300, 0xE300E300,
0xE300E300, 0xE300E300, 0xE400E400, 0xE400E400, 0xE400E400, 0xE400E400,
0xE500E500, 0xE500E500, 0xE500E500, 0xE500E500, 0xE600E600, 0xE600E600,
0xE600E600, 0xE600E600, 0xE700E700, 0xE700E700, 0xE700E700, 0xE700E700,
0xE800E800, 0xE800E800, 0xE800E800, 0xE800E800, 0xE900E900, 0xE900E900,
0xE900E900, 0xE900E900, 0xEA00EA00, 0xEA00EA00, 0xEA00EA00, 0xEA00EA00,
0xEB00EB00, 0xEB00EB00, 0xEB00EB00, 0xEB00EB00, 0xEC00EC00, 0xEC00EC00,
0xEC00EC00, 0xEC00EC00, 0xED00ED00, 0xED00ED00, 0xED00ED00, 0xED00ED00,
0xEE00EE00, 0xEE00EE00, 0xEE00EE00, 0xEE00EE00, 0xEF00EF00, 0xEF00EF00,
0xEF00EF00, 0xF000F000, 0xF000F000, 0xF000F000, 0xF000F000, 0xF100F100, 0xF100F100,
0xF100F100, 0xF100F100, 0xF200F200, 0xF200F200, 0xF200F200, 0xF200F200, 0xF300F300,
0xF300F300, 0xF300F300, 0xF400F400, 0xF400F400, 0xF400F400, 0xF400F400,
0xF500F500, 0xF500F500, 0xF500F500, 0xF500F500, 0xF600F600, 0xF600F600, 0xF600F600,
0xF600F600, 0xF700F700, 0xF700F700, 0xF700F700, 0xF700F700, 0xF800F800, 0xF800F800,
0xF800F800, 0xF800F800, 0xF900F900, 0xF900F900, 0xF900F900, 0xF900F900, 0xFA00FA00,
0xFA00FA00, 0xFA00FA00, 0xFA00FA00, 0xFB00FB00, 0xFB00FB00,
0xFB00FB00, 0xFB00FB00, 0xFC00FC00, 0xFC00FC00, 0xFC00FC00, 0xFC00FC00,
0xFD00FD00, 0xFD00FD00, 0xFD00FD00, 0xFD00FD00, 0xFE00FE00, 0xFE00FE00,
0xFE00FE00, 0xFE00FE00, 0xFFFFFFF, 0xFFFFFFF, 0xFFFFFFF, 0xFFFFFFF

```

Programming Notes

The default values follow the pattern suggested by incomplete table below.

DWords	DWord 0	DWord 1	DWord 2	DWord 3
0..3 : Point[0]	00000000h	00000000h	00000000h	00000000h
4..7 : Point[1]	01000100h	01000100h	01000100h	01000100h
8..11 : Point[2]	02000200h	02000200h	02000200h	02000200h
12..15 : Point[3]	03000300h	03000300h	03000300h	03000300h
...				

Gamut_Expansion_Gamma_Correction

1016..1019 : Point[254]		fe00fe00h	fe00fe00h	fe00fe00h	fe00fe00h
1020..1023 : Point[255]		ffffffffh	ffffffffh	ffffffffh	ffffffffh
DWord	Bit	Description			
0..1	63:48	Inverse R-ch Gamma Corrected Value 0			
	Default Value:		0000h		
	Format:		U16		
	47:32	Inverse Pixel Value 0			
	Default Value:		0000h		
	Format:		U16		
	31:16	Inverse B-ch Gamma Corrected Value 0			
	Default Value:		0000h		
	Format:		U16		
	15:0	Inverse G-ch Gamma Corrected Value 0			
	Default Value:		0000h		
	Format:		U16		
2..3	63:48	Forward R-ch Gamma Corrected Value 0			
	Default Value:		0000h		
	Format:		U16		
	47:32	Forward Pixel Value 0			
	Default Value:		0000h		
	Format:		U16		
	31:16	Forward B-ch Gamma Corrected Value 0			
	Default Value:		0000h		
	Format:		U16		
	15:0	Forward G-ch Gamma Corrected Value 0			
	Default Value:		0000h		
	Format:		U16		
4..5	63:48	Inverse R-ch Gamma Corrected Value 1			
	Default Value:		0100h		
	Format:		U16		
	47:32	Inverse Pixel Value 1			
	Default Value:		0100h		
	Format:		U16		

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 1
		Default Value: 0100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 1
		Default Value: 0100h
		Format: U16
6..7	63:48	Forward R-ch Gamma Corrected Value 1
		Default Value: 0100h
		Format: U16
	47:32	Forward Pixel Value 1
		Default Value: 0100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 1
		Default Value: 0100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 1
		Default Value: 0100h
		Format: U16
8..9	63:48	Inverse R-ch Gamma Corrected Value 2
		Default Value: 0200h
		Format: U16
	47:32	Inverse Pixel Value 2
		Default Value: 0200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 2
		Default Value: 0200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 2
		Default Value: 0200h
		Format: U16
10..11	63:48	Forward R-ch Gamma Corrected Value 2
		Default Value: 0200h
		Format: U16
	47:32	Forward Pixel Value 2
		Default Value: 0200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 2
		Default Value: 0200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 2
		Default Value: 0200h
		Format: U16
12..13	63:48	Inverse R-ch Gamma Corrected Value 3
		Default Value: 0300h
		Format: U16
	47:32	Inverse Pixel Value 3
		Default Value: 0300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 3
		Default Value: 0300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 3
		Default Value: 0300h
		Format: U16
14..15	63:48	Forward R-ch Gamma Corrected Value 3
		Default Value: 0300h
		Format: U16
	47:32	Forward Pixel Value 3
		Default Value: 0300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 3
		Default Value: 0300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 3
		Default Value: 0300h
		Format: U16
16..17	63:48	Inverse R-ch Gamma Corrected Value 4
		Default Value: 0400h
		Format: U16
	47:32	Inverse Pixel Value 4
		Default Value: 0400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 4
		Default Value: 0400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 4
		Default Value: 0400h
		Format: U16
18..19	63:48	Forward R-ch Gamma Corrected Value 4
		Default Value: 0400h
		Format: U16
	47:32	Forward Pixel Value 4
		Default Value: 0400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 4
		Default Value: 0400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 4
		Default Value: 0400h
		Format: U16
20..21	63:48	Inverse R-ch Gamma Corrected Value 5
		Default Value: 0500h
		Format: U16
	47:32	Inverse Pixel Value 5
		Default Value: 0500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 5
		Default Value: 0500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 5
		Default Value: 0500h
		Format: U16
22..23	63:48	Forward R-ch Gamma Corrected Value 5
		Default Value: 0500h
		Format: U16
	47:32	Forward Pixel Value 5
		Default Value: 0500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 5
		Default Value: 0500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 5
		Default Value: 0500h
		Format: U16
24..25	63:48	Inverse R-ch Gamma Corrected Value 6
		Default Value: 0600h
		Format: U16
	47:32	Inverse Pixel Value 6
		Default Value: 0600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 6
		Default Value: 0600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 6
		Default Value: 0600h
		Format: U16
26..27	63:48	Forward R-ch Gamma Corrected Value 6
		Default Value: 0600h
		Format: U16
	47:32	Forward Pixel Value 6
		Default Value: 0600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 6
		Default Value: 0600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 6
		Default Value: 0600h
		Format: U16
28..29	63:48	Inverse R-ch Gamma Corrected Value 7
		Default Value: 0700h
		Format: U16
	47:32	Inverse Pixel Value 7
		Default Value: 0700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 7
		Default Value: 0700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 7
		Default Value: 0700h
		Format: U16
30..31	63:48	Forward R-ch Gamma Corrected Value 7
		Default Value: 0700h
		Format: U16
	47:32	Forward Pixel Value 7
		Default Value: 0700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 7
		Default Value: 0700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 7
		Default Value: 0700h
		Format: U16
32..33	63:48	Inverse R-ch Gamma Corrected Value 8
		Default Value: 0800h
		Format: U16
	47:32	Inverse Pixel Value 8
		Default Value: 0800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 8
		Default Value: 0800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 8
		Default Value: 0800h
		Format: U16
34..35	63:48	Forward R-ch Gamma Corrected Value 8
		Default Value: 0800h
		Format: U16
	47:32	Forward Pixel Value 8
		Default Value: 0800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 8
		Default Value: 0800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 8
		Default Value: 0800h
		Format: U16
36..37	63:48	Inverse R-ch Gamma Corrected Value 9
		Default Value: 0900h
		Format: U16
	47:32	Inverse Pixel Value 9
		Default Value: 0900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 9
		Default Value: 0900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 9
		Default Value: 0900h
		Format: U16
38..39	63:48	Forward R-ch Gamma Corrected Value 9
		Default Value: 0900h
		Format: U16
	47:32	Forward Pixel Value 9
		Default Value: 0900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 9
		Default Value: 0900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 9
		Default Value: 0900h
		Format: U16
40..41	63:48	Inverse R-ch Gamma Corrected Value 10
		Default Value: 0a00h
		Format: U16
	47:32	Inverse Pixel Value 10
		Default Value: 0a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 10
		Default Value: 0a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 10
		Default Value: 0a00h
		Format: U16
42..43	63:48	Forward R-ch Gamma Corrected Value 10
		Default Value: 0a00h
		Format: U16
	47:32	Forward Pixel Value 10
		Default Value: 0a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 10
		Default Value: 0a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 10
		Default Value: 0a00h
		Format: U16
44..45	63:48	Inverse R-ch Gamma Corrected Value 11
		Default Value: 0b00h
		Format: U16
	47:32	Inverse Pixel Value 11
		Default Value: 0b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 11
		Default Value: 0b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 11
		Default Value: 0b00h
		Format: U16
46..47	63:48	Forward R-ch Gamma Corrected Value 11
		Default Value: 0b00h
		Format: U16
	47:32	Forward Pixel Value 11
		Default Value: 0b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 11
		Default Value: 0b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 11
		Default Value: 0b00h
		Format: U16
48..49	63:48	Inverse R-ch Gamma Corrected Value 12
		Default Value: 0c00h
		Format: U16
	47:32	Inverse Pixel Value 12
		Default Value: 0c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 12
		Default Value: 0c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 12
		Default Value: 0c00h
		Format: U16
50..51	63:48	Forward R-ch Gamma Corrected Value 12
		Default Value: 0c00h
		Format: U16
	47:32	Forward Pixel Value 12
		Default Value: 0c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 12
		Default Value: 0c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 12
		Default Value: 0c00h
		Format: U16
52..53	63:48	Inverse R-ch Gamma Corrected Value 13
		Default Value: 0d00h
		Format: U16
	47:32	Inverse Pixel Value 13
		Default Value: 0d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 13
		Default Value: 0d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 13
		Default Value: 0d00h
		Format: U16
54..55	63:48	Forward R-ch Gamma Corrected Value 13
		Default Value: 0d00h
		Format: U16
	47:32	Forward Pixel Value 13
		Default Value: 0d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 13
		Default Value: 0d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 13
		Default Value: 0d00h
		Format: U16
56..57	63:48	Inverse R-ch Gamma Corrected Value 14
		Default Value: 0e00h
		Format: U16
	47:32	Inverse Pixel Value 14
		Default Value: 0e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 14
		Default Value: 0e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 14
		Default Value: 0e00h
		Format: U16
58..59	63:48	Forward R-ch Gamma Corrected Value 14
		Default Value: 0e00h
		Format: U16
	47:32	Forward Pixel Value 14
		Default Value: 0e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 14
		Default Value: 0e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 14
		Default Value: 0e00h
		Format: U16
60..61	63:48	Inverse R-ch Gamma Corrected Value 15
		Default Value: 0f00h
		Format: U16
	47:32	Inverse Pixel Value 15
		Default Value: 0f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 15
		Default Value: 0f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 15
		Default Value: 0f00h
		Format: U16
62..63	63:48	Forward R-ch Gamma Corrected Value 15
		Default Value: 0f00h
		Format: U16
	47:32	Forward Pixel Value 15
		Default Value: 0f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 15
		Default Value: 0f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 15
		Default Value: 0f00h
		Format: U16
64..65	63:48	Inverse R-ch Gamma Corrected Value 16
		Default Value: 1000h
		Format: U16
	47:32	Inverse Pixel Value 16
		Default Value: 1000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 16
		Default Value: 1000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 16
		Default Value: 1000h
		Format: U16
66..67	63:48	Forward R-ch Gamma Corrected Value 16
		Default Value: 1000h
		Format: U16
	47:32	Forward Pixel Value 16
		Default Value: 1000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 16
		Default Value: 1000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 16
		Default Value: 1000h
		Format: U16
68..69	63:48	Inverse R-ch Gamma Corrected Value 17
		Default Value: 1100h
		Format: U16
	47:32	Inverse Pixel Value 17
		Default Value: 1100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 17
		Default Value: 1100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 17
		Default Value: 1100h
		Format: U16
70..71	63:48	Forward R-ch Gamma Corrected Value 17
		Default Value: 1100h
		Format: U16
	47:32	Forward Pixel Value 17
		Default Value: 1100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 17
		Default Value: 1100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 17
		Default Value: 1100h
		Format: U16
72..73	63:48	Inverse R-ch Gamma Corrected Value 18
		Default Value: 1200h
		Format: U16
	47:32	Inverse Pixel Value 18
		Default Value: 1200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 18
		Default Value: 1200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 18
		Default Value: 1200h
		Format: U16
74..75	63:48	Forward R-ch Gamma Corrected Value 18
		Default Value: 1200h
		Format: U16
	47:32	Forward Pixel Value 18
		Default Value: 1200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 18
		Default Value: 1200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 18
		Default Value: 1200h
		Format: U16
76..77	63:48	Inverse R-ch Gamma Corrected Value 19
		Default Value: 1300h
		Format: U16
	47:32	Inverse Pixel Value 19
		Default Value: 1300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 19
		Default Value: 1300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 19
		Default Value: 1300h
		Format: U16
78..79	63:48	Forward R-ch Gamma Corrected Value 19
		Default Value: 1300h
		Format: U16
	47:32	Forward Pixel Value 19
		Default Value: 1300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 19
		Default Value: 1300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 19
		Default Value: 1300h
		Format: U16
80..81	63:48	Inverse R-ch Gamma Corrected Value 20
		Default Value: 1400h
		Format: U16
	47:32	Inverse Pixel Value 20
		Default Value: 1400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 20
		Default Value: 1400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 20
		Default Value: 1400h
		Format: U16
82..83	63:48	Forward R-ch Gamma Corrected Value 20
		Default Value: 1400h
		Format: U16
	47:32	Forward Pixel Value 20
		Default Value: 1400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 20
		Default Value: 1400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 20
		Default Value: 1400h
		Format: U16
84..85	63:48	Inverse R-ch Gamma Corrected Value 21
		Default Value: 1500h
		Format: U16
	47:32	Inverse Pixel Value 21
		Default Value: 1500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 21
		Default Value: 1500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 21
		Default Value: 1500h
		Format: U16
86..87	63:48	Forward R-ch Gamma Corrected Value 21
		Default Value: 1500h
		Format: U16
	47:32	Forward Pixel Value 21
		Default Value: 1500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 21
		Default Value: 1500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 21
		Default Value: 1500h
		Format: U16
88..89	63:48	Inverse R-ch Gamma Corrected Value 22
		Default Value: 1600h
		Format: U16
	47:32	Inverse Pixel Value 22
		Default Value: 1600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 22
		Default Value: 1600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 22
		Default Value: 1600h
		Format: U16
90..91	63:48	Forward R-ch Gamma Corrected Value 22
		Default Value: 1600h
		Format: U16
	47:32	Forward Pixel Value 22
		Default Value: 1600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 22
		Default Value: 1600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 22
		Default Value: 1600h
		Format: U16
92..93	63:48	Inverse R-ch Gamma Corrected Value 23
		Default Value: 1700h
		Format: U16
	47:32	Inverse Pixel Value 23
		Default Value: 1700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 23
		Default Value: 1700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 23
		Default Value: 1700h
		Format: U16
94..95	63:48	Forward R-ch Gamma Corrected Value 23
		Default Value: 1700h
		Format: U16
	47:32	Forward Pixel Value 23
		Default Value: 1700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 23
		Default Value: 1700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 23
		Default Value: 1700h
		Format: U16
96..97	63:48	Inverse R-ch Gamma Corrected Value 24
		Default Value: 1800h
		Format: U16
	47:32	Inverse Pixel Value 24
		Default Value: 1800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 24
		Default Value: 1800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 24
		Default Value: 1800h
		Format: U16
98..99	63:48	Forward R-ch Gamma Corrected Value 24
		Default Value: 1800h
		Format: U16
	47:32	Forward Pixel Value 24
		Default Value: 1800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 24
		Default Value: 1800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 24
		Default Value: 1800h
		Format: U16
100..101	63:48	Inverse R-ch Gamma Corrected Value 25
		Default Value: 1900h
		Format: U16
	47:32	Inverse Pixel Value 25
		Default Value: 1900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 25
		Default Value: 1900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 25
		Default Value: 1900h
		Format: U16
102..103	63:48	Forward R-ch Gamma Corrected Value 25
		Default Value: 1900h
		Format: U16
	47:32	Forward Pixel Value 25
		Default Value: 1900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 25
		Default Value: 1900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 25
		Default Value: 1900h
		Format: U16
104..105	63:48	Inverse R-ch Gamma Corrected Value 26
		Default Value: 1a00h
		Format: U16
	47:32	Inverse Pixel Value 26
		Default Value: 1a00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 26
		Default Value: 1a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 26
		Default Value: 1a00h
		Format: U16
106..107	63:48	Forward R-ch Gamma Corrected Value 26
		Default Value: 1a00h
		Format: U16
	47:32	Forward Pixel Value 26
		Default Value: 1a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 26
		Default Value: 1a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 26
		Default Value: 1a00h
		Format: U16
108..109	63:48	Inverse R-ch Gamma Corrected Value 27
		Default Value: 1b00h
		Format: U16
	47:32	Inverse Pixel Value 27
		Default Value: 1b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 27
		Default Value: 1b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 27
		Default Value: 1b00h
		Format: U16
110..111	63:48	Forward R-ch Gamma Corrected Value 27
		Default Value: 1b00h
		Format: U16
	47:32	Forward Pixel Value 27
		Default Value: 1b00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 27
		Default Value: 1b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 27
		Default Value: 1b00h
		Format: U16
112..113	63:48	Inverse R-ch Gamma Corrected Value 28
		Default Value: 1c00h
		Format: U16
	47:32	Inverse Pixel Value 28
		Default Value: 1c00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 28
		Default Value: 1c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 28
		Default Value: 1c00h
		Format: U16
114..115	63:48	Forward R-ch Gamma Corrected Value 28
		Default Value: 1c00h
		Format: U16
	47:32	Forward Pixel Value 28
		Default Value: 1c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 28
		Default Value: 1c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 28
		Default Value: 1c00h
		Format: U16
116..117	63:48	Inverse R-ch Gamma Corrected Value 29
		Default Value: 1d00h
		Format: U16
	47:32	Inverse Pixel Value 29
		Default Value: 1d00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 29
		Default Value: 1d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 29
		Default Value: 1d00h
		Format: U16
118..119	63:48	Forward R-ch Gamma Corrected Value 29
		Default Value: 1d00h
		Format: U16
	47:32	Forward Pixel Value 29
		Default Value: 1d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 29
		Default Value: 1d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 29
		Default Value: 1d00h
		Format: U16
120..121	63:48	Inverse R-ch Gamma Corrected Value 30
		Default Value: 1e00h
		Format: U16
	47:32	Inverse Pixel Value 30
		Default Value: 1e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 30
		Default Value: 1e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 30
		Default Value: 1e00h
		Format: U16
122..123	63:48	Forward R-ch Gamma Corrected Value 30
		Default Value: 1e00h
		Format: U16
	47:32	Forward Pixel Value 30
		Default Value: 1e00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 30
		Default Value: 1e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 30
		Default Value: 1e00h
		Format: U16
124..125	63:48	Inverse R-ch Gamma Corrected Value 31
		Default Value: 1f00h
		Format: U16
	47:32	Inverse Pixel Value 31
		Default Value: 1f00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 31
		Default Value: 1f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 31
		Default Value: 1f00h
		Format: U16
126..127	63:48	Forward R-ch Gamma Corrected Value 31
		Default Value: 1f00h
		Format: U16
	47:32	Forward Pixel Value 31
		Default Value: 1f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 31
		Default Value: 1f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 31
		Default Value: 1f00h
		Format: U16
128..129	63:48	Inverse R-ch Gamma Corrected Value 32
		Default Value: 2000h
		Format: U16
	47:32	Inverse Pixel Value 32
		Default Value: 2000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 32
		Default Value: 2000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 32
		Default Value: 2000h
		Format: U16
130..131	63:48	Forward R-ch Gamma Corrected Value 32
		Default Value: 2000h
		Format: U16
	47:32	Forward Pixel Value 32
		Default Value: 2000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 32
		Default Value: 2000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 32
		Default Value: 2000h
		Format: U16
132..133	63:48	Inverse R-ch Gamma Corrected Value 33
		Default Value: 2100h
		Format: U16
	47:32	Inverse Pixel Value 33
		Default Value: 2100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 33
		Default Value: 2100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 33
		Default Value: 2100h
		Format: U16
134..135	63:48	Forward R-ch Gamma Corrected Value 33
		Default Value: 2100h
		Format: U16
	47:32	Forward Pixel Value 33
		Default Value: 2100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 33
		Default Value: 2100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 33
		Default Value: 2100h
		Format: U16
136..137	63:48	Inverse R-ch Gamma Corrected Value 34
		Default Value: 2200h
		Format: U16
	47:32	Inverse Pixel Value 34
		Default Value: 2200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 34
		Default Value: 2200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 34
		Default Value: 2200h
		Format: U16
138..139	63:48	Forward R-ch Gamma Corrected Value 34
		Default Value: 2200h
		Format: U16
	47:32	Forward Pixel Value 34
		Default Value: 2200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 34
		Default Value: 2200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 34
		Default Value: 2200h
		Format: U16
140..141	63:48	Inverse R-ch Gamma Corrected Value 35
		Default Value: 2300h
		Format: U16
	47:32	Inverse Pixel Value 35
		Default Value: 2300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 35
		Default Value: 2300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 35
		Default Value: 2300h
		Format: U16
142..143	63:48	Forward R-ch Gamma Corrected Value 35
		Default Value: 2300h
		Format: U16
	47:32	Forward Pixel Value 35
		Default Value: 2300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 35
		Default Value: 2300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 35
		Default Value: 2300h
		Format: U16
144..145	63:48	Inverse R-ch Gamma Corrected Value 36
		Default Value: 2400h
		Format: U16
	47:32	Inverse Pixel Value 36
		Default Value: 2400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 36
		Default Value: 2400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 36
		Default Value: 2400h
		Format: U16
146..147	63:48	Forward R-ch Gamma Corrected Value 36
		Default Value: 2400h
		Format: U16
	47:32	Forward Pixel Value 36
		Default Value: 2400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 36
		Default Value: 2400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 36
		Default Value: 2400h
		Format: U16
148..149	63:48	Inverse R-ch Gamma Corrected Value 37
		Default Value: 2500h
		Format: U16
	47:32	Inverse Pixel Value 37
		Default Value: 2500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 37
		Default Value: 2500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 37
		Default Value: 2500h
		Format: U16
150..151	63:48	Forward R-ch Gamma Corrected Value 37
		Default Value: 2500h
		Format: U16
	47:32	Forward Pixel Value 37
		Default Value: 2500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 37
		Default Value: 2500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 37
		Default Value: 2500h
		Format: U16
152..153	63:48	Inverse R-ch Gamma Corrected Value 38
		Default Value: 2600h
		Format: U16
	47:32	Inverse Pixel Value 38
		Default Value: 2600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 38
		Default Value: 2600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 38
		Default Value: 2600h
		Format: U16
154..155	63:48	Forward R-ch Gamma Corrected Value 38
		Default Value: 2600h
		Format: U16
	47:32	Forward Pixel Value 38
		Default Value: 2600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 38
		Default Value: 2600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 38
		Default Value: 2600h
		Format: U16
156..157	63:48	Inverse R-ch Gamma Corrected Value 39
		Default Value: 2700h
		Format: U16
	47:32	Inverse Pixel Value 39
		Default Value: 2700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 39
		Default Value: 2700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 39
		Default Value: 2700h
		Format: U16
158..159	63:48	Forward R-ch Gamma Corrected Value 39
		Default Value: 2700h
		Format: U16
	47:32	Forward Pixel Value 39
		Default Value: 2700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 39
		Default Value: 2700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 39
		Default Value: 2700h
		Format: U16
160..161	63:48	Inverse R-ch Gamma Corrected Value 40
		Default Value: 2800h
		Format: U16
	47:32	Inverse Pixel Value 40
		Default Value: 2800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 40
		Default Value: 2800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 40
		Default Value: 2800h
		Format: U16
162..163	63:48	Forward R-ch Gamma Corrected Value 40
		Default Value: 2800h
		Format: U16
	47:32	Forward Pixel Value 40
		Default Value: 2800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 40
		Default Value: 2800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 40
		Default Value: 2800h
		Format: U16
164..165	63:48	Inverse R-ch Gamma Corrected Value 41
		Default Value: 2900h
		Format: U16
	47:32	Inverse Pixel Value 41
		Default Value: 2900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 41
		Default Value: 2900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 41
		Default Value: 2900h
		Format: U16
166..167	63:48	Forward R-ch Gamma Corrected Value 41
		Default Value: 2900h
		Format: U16
	47:32	Forward Pixel Value 41
		Default Value: 2900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 41
		Default Value: 2900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 41
		Default Value: 2900h
		Format: U16
168..169	63:48	Inverse R-ch Gamma Corrected Value 42
		Default Value: 2a00h
		Format: U16
	47:32	Inverse Pixel Value 42
		Default Value: 2a00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 42
		Default Value: 2a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 42
		Default Value: 2a00h
		Format: U16
170..171	63:48	Forward R-ch Gamma Corrected Value 42
		Default Value: 2a00h
		Format: U16
	47:32	Forward Pixel Value 42
		Default Value: 2a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 42
		Default Value: 2a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 42
		Default Value: 2a00h
		Format: U16
172..173	63:48	Inverse R-ch Gamma Corrected Value 43
		Default Value: 2b00h
		Format: U16
	47:32	Inverse Pixel Value 43
		Default Value: 2b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 43
		Default Value: 2b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 43
		Default Value: 2b00h
		Format: U16
174..175	63:48	Forward R-ch Gamma Corrected Value 43
		Default Value: 2b00h
		Format: U16
	47:32	Forward Pixel Value 43
		Default Value: 2b00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 43
		Default Value: 2b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 43
		Default Value: 2b00h
		Format: U16
176..177	63:48	Inverse R-ch Gamma Corrected Value 44
		Default Value: 2c00h
		Format: U16
	47:32	Inverse Pixel Value 44
		Default Value: 2c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 44
		Default Value: 2c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 44
		Default Value: 2c00h
		Format: U16
178..179	63:48	Forward R-ch Gamma Corrected Value 44
		Default Value: 2c00h
		Format: U16
	47:32	Forward Pixel Value 44
		Default Value: 2c00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 44
		Default Value: 2c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 44
		Default Value: 2c00h
		Format: U16
180..181	63:48	Inverse R-ch Gamma Corrected Value 45
		Default Value: 2d00h
		Format: U16
	47:32	Inverse Pixel Value 45
		Default Value: 2d00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 45
		Default Value: 2d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 45
		Default Value: 2d00h
		Format: U16
182..183	63:48	Forward R-ch Gamma Corrected Value 45
		Default Value: 2d00h
		Format: U16
	47:32	Forward Pixel Value 45
		Default Value: 2d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 45
		Default Value: 2d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 45
		Default Value: 2d00h
		Format: U16
184..185	63:48	Inverse R-ch Gamma Corrected Value 46
		Default Value: 2e00h
		Format: U16
	47:32	Inverse Pixel Value 46
		Default Value: 2e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 46
		Default Value: 2e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 46
		Default Value: 2e00h
		Format: U16
186..187	63:48	Forward R-ch Gamma Corrected Value 46
		Default Value: 2e00h
		Format: U16
	47:32	Forward Pixel Value 46
		Default Value: 2e00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 46
		Default Value: 2e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 46
		Default Value: 2e00h
		Format: U16
188..189	63:48	Inverse R-ch Gamma Corrected Value 47
		Default Value: 2f00h
		Format: U16
	47:32	Inverse Pixel Value 47
		Default Value: 2f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 47
		Default Value: 2f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 47
		Default Value: 2f00h
		Format: U16
190..191	63:48	Forward R-ch Gamma Corrected Value 47
		Default Value: 2f00h
		Format: U16
	47:32	Forward Pixel Value 47
		Default Value: 2f00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 47
		Default Value: 2f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 47
		Default Value: 2f00h
		Format: U16
192..193	63:48	Inverse R-ch Gamma Corrected Value 48
		Default Value: 3000h
		Format: U16
	47:32	Inverse Pixel Value 48
		Default Value: 3000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 48
		Default Value: 3000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 48
		Default Value: 3000h
		Format: U16
194..195	63:48	Forward R-ch Gamma Corrected Value 48
		Default Value: 3000h
		Format: U16
	47:32	Forward Pixel Value 48
		Default Value: 3000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 48
		Default Value: 3000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 48
		Default Value: 3000h
		Format: U16
196..197	63:48	Inverse R-ch Gamma Corrected Value 49
		Default Value: 3100h
		Format: U16
	47:32	Inverse Pixel Value 49
		Default Value: 3100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 49
		Default Value: 3100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 49
		Default Value: 3100h
		Format: U16
198..199	63:48	Forward R-ch Gamma Corrected Value 49
		Default Value: 3100h
		Format: U16
	47:32	Forward Pixel Value 49
		Default Value: 3100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 49
		Default Value: 3100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 49
		Default Value: 3100h
		Format: U16
200..201	63:48	Inverse R-ch Gamma Corrected Value 50
		Default Value: 3200h
		Format: U16
	47:32	Inverse Pixel Value 50
		Default Value: 3200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 50
		Default Value: 3200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 50
		Default Value: 3200h
		Format: U16
202..203	63:48	Forward R-ch Gamma Corrected Value 50
		Default Value: 3200h
		Format: U16
	47:32	Forward Pixel Value 50
		Default Value: 3200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 50
		Default Value: 3200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 50
		Default Value: 3200h
		Format: U16
204..205	63:48	Inverse R-ch Gamma Corrected Value 51
		Default Value: 3300h
		Format: U16
	47:32	Inverse Pixel Value 51
		Default Value: 3300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 51
		Default Value: 3300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 51
		Default Value: 3300h
		Format: U16
206..207	63:48	Forward R-ch Gamma Corrected Value 51
		Default Value: 3300h
		Format: U16
	47:32	Forward Pixel Value 51
		Default Value: 3300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 51
		Default Value: 3300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 51
		Default Value: 3300h
		Format: U16
208..209	63:48	Inverse R-ch Gamma Corrected Value 52
		Default Value: 3400h
		Format: U16
	47:32	Inverse Pixel Value 52
		Default Value: 3400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 52
		Default Value: 3400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 52
		Default Value: 3400h
		Format: U16
210..211	63:48	Forward R-ch Gamma Corrected Value 52
		Default Value: 3400h
		Format: U16
	47:32	Forward Pixel Value 52
		Default Value: 3400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 52
		Default Value: 3400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 52
		Default Value: 3400h
		Format: U16
212..213	63:48	Inverse R-ch Gamma Corrected Value 53
		Default Value: 3500h
		Format: U16
	47:32	Inverse Pixel Value 53
		Default Value: 3500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 53
		Default Value: 3500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 53
		Default Value: 3500h
		Format: U16
214..215	63:48	Forward R-ch Gamma Corrected Value 53
		Default Value: 3500h
		Format: U16
	47:32	Forward Pixel Value 53
		Default Value: 3500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 53
		Default Value: 3500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 53
		Default Value: 3500h
		Format: U16
216..217	63:48	Inverse R-ch Gamma Corrected Value 54
		Default Value: 3600h
		Format: U16
	47:32	Inverse Pixel Value 54
		Default Value: 3600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 54
		Default Value: 3600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 54
		Default Value: 3600h
		Format: U16
218..219	63:48	Forward R-ch Gamma Corrected Value 54
		Default Value: 3600h
		Format: U16
	47:32	Forward Pixel Value 54
		Default Value: 3600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 54
		Default Value: 3600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 54
		Default Value: 3600h
		Format: U16
220..221	63:48	Inverse R-ch Gamma Corrected Value 55
		Default Value: 3700h
		Format: U16
	47:32	Inverse Pixel Value 55
		Default Value: 3700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 55
		Default Value: 3700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 55
		Default Value: 3700h
		Format: U16
222..223	63:48	Forward R-ch Gamma Corrected Value 55
		Default Value: 3700h
		Format: U16
	47:32	Forward Pixel Value 55
		Default Value: 3700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 55
		Default Value: 3700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 55
		Default Value: 3700h
		Format: U16
224..225	63:48	Inverse R-ch Gamma Corrected Value 56
		Default Value: 3800h
		Format: U16
	47:32	Inverse Pixel Value 56
		Default Value: 3800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 56
		Default Value: 3800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 56
		Default Value: 3800h
		Format: U16
226..227	63:48	Forward R-ch Gamma Corrected Value 56
		Default Value: 3800h
		Format: U16
	47:32	Forward Pixel Value 56
		Default Value: 3800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 56
		Default Value: 3800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 56
		Default Value: 3800h
		Format: U16
228..229	63:48	Inverse R-ch Gamma Corrected Value 57
		Default Value: 3900h
		Format: U16
	47:32	Inverse Pixel Value 57
		Default Value: 3900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 57
		Default Value: 3900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 57
		Default Value: 3900h
		Format: U16
230..231	63:48	Forward R-ch Gamma Corrected Value 57
		Default Value: 3900h
		Format: U16
	47:32	Forward Pixel Value 57
		Default Value: 3900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 57
		Default Value: 3900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 57
		Default Value: 3900h
		Format: U16
232..233	63:48	Inverse R-ch Gamma Corrected Value 58
		Default Value: 3a00h
		Format: U16
	47:32	Inverse Pixel Value 58
		Default Value: 3a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 58
		Default Value: 3a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 58
		Default Value: 3a00h
		Format: U16
234..235	63:48	Forward R-ch Gamma Corrected Value 58
		Default Value: 3a00h
		Format: U16
	47:32	Forward Pixel Value 58
		Default Value: 3a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 58
		Default Value: 3a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 58
		Default Value: 3a00h
		Format: U16
236..237	63:48	Inverse R-ch Gamma Corrected Value 59
		Default Value: 3b00h
		Format: U16
	47:32	Inverse Pixel Value 59
		Default Value: 3b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 59
		Default Value: 3b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 59
		Default Value: 3b00h
		Format: U16
238..239	63:48	Forward R-ch Gamma Corrected Value 59
		Default Value: 3b00h
		Format: U16
	47:32	Forward Pixel Value 59
		Default Value: 3b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 59
		Default Value: 3b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 59
		Default Value: 3b00h
		Format: U16
240..241	63:48	Inverse R-ch Gamma Corrected Value 60
		Default Value: 3c00h
		Format: U16
	47:32	Inverse Pixel Value 60
		Default Value: 3c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 60
		Default Value: 3c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 60
		Default Value: 3c00h
		Format: U16
242..243	63:48	Forward R-ch Gamma Corrected Value 60
		Default Value: 3c00h
		Format: U16
	47:32	Forward Pixel Value 60
		Default Value: 3c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 60
		Default Value: 3c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 60
		Default Value: 3c00h
		Format: U16
244..245	63:48	Inverse R-ch Gamma Corrected Value 61
		Default Value: 3d00h
		Format: U16
	47:32	Inverse Pixel Value 61
		Default Value: 3d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 61
		Default Value: 3d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 61
		Default Value: 3d00h
		Format: U16
246..247	63:48	Forward R-ch Gamma Corrected Value 61
		Default Value: 3d00h
		Format: U16
	47:32	Forward Pixel Value 61
		Default Value: 3d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 61
		Default Value: 3d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 61
		Default Value: 3d00h
		Format: U16
248..249	63:48	Inverse R-ch Gamma Corrected Value 62
		Default Value: 3e00h
		Format: U16
	47:32	Inverse Pixel Value 62
		Default Value: 3e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 62
		Default Value: 3e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 62
		Default Value: 3e00h
		Format: U16
250..251	63:48	Forward R-ch Gamma Corrected Value 62
		Default Value: 3e00h
		Format: U16
	47:32	Forward Pixel Value 62
		Default Value: 3e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 62
		Default Value: 3e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 62
		Default Value: 3e00h
		Format: U16
252..253	63:48	Inverse R-ch Gamma Corrected Value 63
		Default Value: 3f00h
		Format: U16
	47:32	Inverse Pixel Value 63
		Default Value: 3f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 63
		Default Value: 3f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 63
		Default Value: 3f00h
		Format: U16
254..255	63:48	Forward R-ch Gamma Corrected Value 63
		Default Value: 3f00h
		Format: U16
	47:32	Forward Pixel Value 63
		Default Value: 3f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 63
		Default Value: 3f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 63
		Default Value: 3f00h
		Format: U16
256..257	63:48	Inverse R-ch Gamma Corrected Value 64
		Default Value: 4000h
		Format: U16
	47:32	Inverse Pixel Value 64
		Default Value: 4000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 64
		Default Value: 4000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 64
		Default Value: 4000h
		Format: U16
258..259	63:48	Forward R-ch Gamma Corrected Value 64
		Default Value: 4000h
		Format: U16
	47:32	Forward Pixel Value 64
		Default Value: 4000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 64
		Default Value: 4000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 64
		Default Value: 4000h
		Format: U16
260..261	63:48	Inverse R-ch Gamma Corrected Value 65
		Default Value: 4100h
		Format: U16
	47:32	Inverse Pixel Value 65
		Default Value: 4100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 65
		Default Value: 4100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 65
		Default Value: 4100h
		Format: U16
262..263	63:48	Forward R-ch Gamma Corrected Value 65
		Default Value: 4100h
		Format: U16
	47:32	Forward Pixel Value 65
		Default Value: 4100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 65
		Default Value: 4100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 65
		Default Value: 4100h
		Format: U16
264..265	63:48	Inverse R-ch Gamma Corrected Value 66
		Default Value: 4200h
		Format: U16
	47:32	Inverse Pixel Value 66
		Default Value: 4200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 66
		Default Value: 4200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 66
		Default Value: 4200h
		Format: U16
266..267	63:48	Forward R-ch Gamma Corrected Value 66
		Default Value: 4200h
		Format: U16
	47:32	Forward Pixel Value 66
		Default Value: 4200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 66
		Default Value: 4200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 66
		Default Value: 4200h
		Format: U16
268..269	63:48	Inverse R-ch Gamma Corrected Value 67
		Default Value: 4300h
		Format: U16
	47:32	Inverse Pixel Value 67
		Default Value: 4300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 67
		Default Value: 4300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 67
		Default Value: 4300h
		Format: U16
270..271	63:48	Forward R-ch Gamma Corrected Value 67
		Default Value: 4300h
		Format: U16
	47:32	Forward Pixel Value 67
		Default Value: 4300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 67
		Default Value: 4300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 67
		Default Value: 4300h
		Format: U16
272..273	63:48	Inverse R-ch Gamma Corrected Value 68
		Default Value: 4400h
		Format: U16
	47:32	Inverse Pixel Value 68
		Default Value: 4400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 68
		Default Value: 4400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 68
		Default Value: 4400h
		Format: U16
274..275	63:48	Forward R-ch Gamma Corrected Value 68
		Default Value: 4400h
		Format: U16
	47:32	Forward Pixel Value 68
		Default Value: 4400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 68
		Default Value: 4400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 68
		Default Value: 4400h
		Format: U16
276..277	63:48	Inverse R-ch Gamma Corrected Value 69
		Default Value: 4500h
		Format: U16
	47:32	Inverse Pixel Value 69
		Default Value: 4500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 69
		Default Value: 4500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 69
		Default Value: 4500h
		Format: U16
278..279	63:48	Forward R-ch Gamma Corrected Value 69
		Default Value: 4500h
		Format: U16
	47:32	Forward Pixel Value 69
		Default Value: 4500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 69
		Default Value: 4500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 69
		Default Value: 4500h
		Format: U16
280..281	63:48	Inverse R-ch Gamma Corrected Value 70
		Default Value: 4600h
		Format: U16
	47:32	Inverse Pixel Value 70
		Default Value: 4600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 70
		Default Value: 4600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 70
		Default Value: 4600h
		Format: U16
282..283	63:48	Forward R-ch Gamma Corrected Value 70
		Default Value: 4600h
		Format: U16
	47:32	Forward Pixel Value 70
		Default Value: 4600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 70
		Default Value: 4600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 70
		Default Value: 4600h
		Format: U16
284..285	63:48	Inverse R-ch Gamma Corrected Value 71
		Default Value: 4700h
		Format: U16
	47:32	Inverse Pixel Value 71
		Default Value: 4700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 71
		Default Value: 4700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 71
		Default Value: 4700h
		Format: U16
286..287	63:48	Forward R-ch Gamma Corrected Value 71
		Default Value: 4700h
		Format: U16
	47:32	Forward Pixel Value 71
		Default Value: 4700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 71
		Default Value: 4700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 71
		Default Value: 4700h
		Format: U16
288..289	63:48	Inverse R-ch Gamma Corrected Value 72
		Default Value: 4800h
		Format: U16
	47:32	Inverse Pixel Value 72
		Default Value: 4800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 72
		Default Value: 4800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 72
		Default Value: 4800h
		Format: U16
290..291	63:48	Forward R-ch Gamma Corrected Value 72
		Default Value: 4800h
		Format: U16
	47:32	Forward Pixel Value 72
		Default Value: 4800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 72
		Default Value: 4800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 72
		Default Value: 4800h
		Format: U16
292..293	63:48	Inverse R-ch Gamma Corrected Value 73
		Default Value: 4900h
		Format: U16
	47:32	Inverse Pixel Value 73
		Default Value: 4900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 73
		Default Value: 4900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 73
		Default Value: 4900h
		Format: U16
294..295	63:48	Forward R-ch Gamma Corrected Value 73
		Default Value: 4900h
		Format: U16
	47:32	Forward Pixel Value 73
		Default Value: 4900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 73
		Default Value: 4900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 73
		Default Value: 4900h
		Format: U16
296..297	63:48	Inverse R-ch Gamma Corrected Value 74
		Default Value: 4a00h
		Format: U16
	47:32	Inverse Pixel Value 74
		Default Value: 4a00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 74
		Default Value: 4a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 74
		Default Value: 4a00h
		Format: U16
298..299	63:48	Forward R-ch Gamma Corrected Value 74
		Default Value: 4a00h
		Format: U16
	47:32	Forward Pixel Value 74
		Default Value: 4a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 74
		Default Value: 4a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 74
		Default Value: 4a00h
		Format: U16
300..301	63:48	Inverse R-ch Gamma Corrected Value 75
		Default Value: 4b00h
		Format: U16
	47:32	Inverse Pixel Value 75
		Default Value: 4b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 75
		Default Value: 4b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 75
		Default Value: 4b00h
		Format: U16
302..303	63:48	Forward R-ch Gamma Corrected Value 75
		Default Value: 4b00h
		Format: U16
	47:32	Forward Pixel Value 75
		Default Value: 4b00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 75
		Default Value: 4b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 75
		Default Value: 4b00h
		Format: U16
304..305	63:48	Inverse R-ch Gamma Corrected Value 76
		Default Value: 4c00h
		Format: U16
	47:32	Inverse Pixel Value 76
		Default Value: 4c00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 76
		Default Value: 4c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 76
		Default Value: 4c00h
		Format: U16
306..307	63:48	Forward R-ch Gamma Corrected Value 76
		Default Value: 4c00h
		Format: U16
	47:32	Forward Pixel Value 76
		Default Value: 4c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 76
		Default Value: 4c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 76
		Default Value: 4c00h
		Format: U16
308..309	63:48	Inverse R-ch Gamma Corrected Value 77
		Default Value: 4d00h
		Format: U16
	47:32	Inverse Pixel Value 77
		Default Value: 4d00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 77
		Default Value: 4d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 77
		Default Value: 4d00h
		Format: U16
310..311	63:48	Forward R-ch Gamma Corrected Value 77
		Default Value: 4d00h
		Format: U16
	47:32	Forward Pixel Value 77
		Default Value: 4d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 77
		Default Value: 4d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 77
		Default Value: 4d00h
		Format: U16
312..313	63:48	Inverse R-ch Gamma Corrected Value 78
		Default Value: 4e00h
		Format: U16
	47:32	Inverse Pixel Value 78
		Default Value: 4e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 78
		Default Value: 4e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 78
		Default Value: 4e00h
		Format: U16
314..315	63:48	Forward R-ch Gamma Corrected Value 78
		Default Value: 4e00h
		Format: U16
	47:32	Forward Pixel Value 78
		Default Value: 4e00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 78
		Default Value: 4e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 78
		Default Value: 4e00h
		Format: U16
316..317	63:48	Inverse R-ch Gamma Corrected Value 79
		Default Value: 4f00h
		Format: U16
	47:32	Inverse Pixel Value 79
		Default Value: 4f00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 79
		Default Value: 4f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 79
		Default Value: 4f00h
		Format: U16
318..319	63:48	Forward R-ch Gamma Corrected Value 79
		Default Value: 4f00h
		Format: U16
	47:32	Forward Pixel Value 79
		Default Value: 4f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 79
		Default Value: 4f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 79
		Default Value: 4f00h
		Format: U16
320..321	63:48	Inverse R-ch Gamma Corrected Value 80
		Default Value: 5000h
		Format: U16
	47:32	Inverse Pixel Value 80
		Default Value: 5000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 80
		Default Value: 5000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 80
		Default Value: 5000h
		Format: U16
322..323	63:48	Forward R-ch Gamma Corrected Value 80
		Default Value: 5000h
		Format: U16
	47:32	Forward Pixel Value 80
		Default Value: 5000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 80
		Default Value: 5000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 80
		Default Value: 5000h
		Format: U16
324..325	63:48	Inverse R-ch Gamma Corrected Value 81
		Default Value: 5100h
		Format: U16
	47:32	Inverse Pixel Value 81
		Default Value: 5100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 81
		Default Value: 5100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 81
		Default Value: 5100h
		Format: U16
326..327	63:48	Forward R-ch Gamma Corrected Value 81
		Default Value: 5100h
		Format: U16
	47:32	Forward Pixel Value 81
		Default Value: 5100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 81
		Default Value: 5100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 81
		Default Value: 5100h
		Format: U16
328..329	63:48	Inverse R-ch Gamma Corrected Value 82
		Default Value: 5200h
		Format: U16
	47:32	Inverse Pixel Value 82
		Default Value: 5200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 82
		Default Value: 5200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 82
		Default Value: 5200h
		Format: U16
330..331	63:48	Forward R-ch Gamma Corrected Value 82
		Default Value: 5200h
		Format: U16
	47:32	Forward Pixel Value 82
		Default Value: 5200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 82
		Default Value: 5200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 82
		Default Value: 5200h
		Format: U16
332..333	63:48	Inverse R-ch Gamma Corrected Value 83
		Default Value: 5300h
		Format: U16
	47:32	Inverse Pixel Value 83
		Default Value: 5300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 83
		Default Value: 5300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 83
		Default Value: 5300h
		Format: U16
334..335	63:48	Forward R-ch Gamma Corrected Value 83
		Default Value: 5300h
		Format: U16
	47:32	Forward Pixel Value 83
		Default Value: 5300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 83
		Default Value: 5300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 83
		Default Value: 5300h
		Format: U16
336..337	63:48	Inverse R-ch Gamma Corrected Value 84
		Default Value: 5400h
		Format: U16
	47:32	Inverse Pixel Value 84
		Default Value: 5400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 84
		Default Value: 5400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 84
		Default Value: 5400h
		Format: U16
338..339	63:48	Forward R-ch Gamma Corrected Value 84
		Default Value: 5400h
		Format: U16
	47:32	Forward Pixel Value 84
		Default Value: 5400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 84
		Default Value: 5400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 84
		Default Value: 5400h
		Format: U16
340..341	63:48	Inverse R-ch Gamma Corrected Value 85
		Default Value: 5500h
		Format: U16
	47:32	Inverse Pixel Value 85
		Default Value: 5500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 85
		Default Value: 5500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 85
		Default Value: 5500h
		Format: U16
342..343	63:48	Forward R-ch Gamma Corrected Value 85
		Default Value: 5500h
		Format: U16
	47:32	Forward Pixel Value 85
		Default Value: 5500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 85
		Default Value: 5500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 85
		Default Value: 5500h
		Format: U16
344..345	63:48	Inverse R-ch Gamma Corrected Value 86
		Default Value: 5600h
		Format: U16
	47:32	Inverse Pixel Value 86
		Default Value: 5600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 86
		Default Value: 5600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 86
		Default Value: 5600h
		Format: U16
346..347	63:48	Forward R-ch Gamma Corrected Value 86
		Default Value: 5600h
		Format: U16
	47:32	Forward Pixel Value 86
		Default Value: 5600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 86
		Default Value: 5600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 86
		Default Value: 5600h
		Format: U16
348..349	63:48	Inverse R-ch Gamma Corrected Value 87
		Default Value: 5700h
		Format: U16
	47:32	Inverse Pixel Value 87
		Default Value: 5700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 87
		Default Value: 5700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 87
		Default Value: 5700h
		Format: U16
350..351	63:48	Forward R-ch Gamma Corrected Value 87
		Default Value: 5700h
		Format: U16
	47:32	Forward Pixel Value 87
		Default Value: 5700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 87
		Default Value: 5700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 87
		Default Value: 5700h
		Format: U16
352..353	63:48	Inverse R-ch Gamma Corrected Value 88
		Default Value: 5800h
		Format: U16
	47:32	Inverse Pixel Value 88
		Default Value: 5800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 88
		Default Value: 5800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 88
		Default Value: 5800h
		Format: U16
354..355	63:48	Forward R-ch Gamma Corrected Value 88
		Default Value: 5800h
		Format: U16
	47:32	Forward Pixel Value 88
		Default Value: 5800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 88
		Default Value: 5800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 88
		Default Value: 5800h
		Format: U16
356..357	63:48	Inverse R-ch Gamma Corrected Value 89
		Default Value: 5900h
		Format: U16
	47:32	Inverse Pixel Value 89
		Default Value: 5900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 89
		Default Value: 5900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 89
		Default Value: 5900h
		Format: U16
358..359	63:48	Forward R-ch Gamma Corrected Value 89
		Default Value: 5900h
		Format: U16
	47:32	Forward Pixel Value 89
		Default Value: 5900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 89
		Default Value: 5900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 89
		Default Value: 5900h
		Format: U16
360..361	63:48	Inverse R-ch Gamma Corrected Value 90
		Default Value: 5a00h
		Format: U16
	47:32	Inverse Pixel Value 90
		Default Value: 5a00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 90
		Default Value: 5a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 90
		Default Value: 5a00h
		Format: U16
362..363	63:48	Forward R-ch Gamma Corrected Value 90
		Default Value: 5a00h
		Format: U16
	47:32	Forward Pixel Value 90
		Default Value: 5a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 90
		Default Value: 5a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 90
		Default Value: 5a00h
		Format: U16
364..365	63:48	Inverse R-ch Gamma Corrected Value 91
		Default Value: 5b00h
		Format: U16
	47:32	Inverse Pixel Value 91
		Default Value: 5b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 91
		Default Value: 5b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 91
		Default Value: 5b00h
		Format: U16
366..367	63:48	Forward R-ch Gamma Corrected Value 91
		Default Value: 5b00h
		Format: U16
	47:32	Forward Pixel Value 91
		Default Value: 5b00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 91
		Default Value: 5b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 91
		Default Value: 5b00h
		Format: U16
368..369	63:48	Inverse R-ch Gamma Corrected Value 92
		Default Value: 5c00h
		Format: U16
	47:32	Inverse Pixel Value 92
		Default Value: 5c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 92
		Default Value: 5c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 92
		Default Value: 5c00h
		Format: U16
370..371	63:48	Forward R-ch Gamma Corrected Value 92
		Default Value: 5c00h
		Format: U16
	47:32	Forward Pixel Value 92
		Default Value: 5c00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 92
		Default Value: 5c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 92
		Default Value: 5c00h
		Format: U16
372..373	63:48	Inverse R-ch Gamma Corrected Value 93
		Default Value: 5d00h
		Format: U16
	47:32	Inverse Pixel Value 93
		Default Value: 5d00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 93
		Default Value: 5d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 93
		Default Value: 5d00h
		Format: U16
374..375	63:48	Forward R-ch Gamma Corrected Value 93
		Default Value: 5d00h
		Format: U16
	47:32	Forward Pixel Value 93
		Default Value: 5d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 93
		Default Value: 5d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 93
		Default Value: 5d00h
		Format: U16
376..377	63:48	Inverse R-ch Gamma Corrected Value 94
		Default Value: 5e00h
		Format: U16
	47:32	Inverse Pixel Value 94
		Default Value: 5e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 94
		Default Value: 5e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 94
		Default Value: 5e00h
		Format: U16
378..379	63:48	Forward R-ch Gamma Corrected Value 94
		Default Value: 5e00h
		Format: U16
	47:32	Forward Pixel Value 94
		Default Value: 5e00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 94
		Default Value: 5e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 94
		Default Value: 5e00h
		Format: U16
380..381	63:48	Inverse R-ch Gamma Corrected Value 95
		Default Value: 5f00h
		Format: U16
	47:32	Inverse Pixel Value 95
		Default Value: 5f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 95
		Default Value: 5f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 95
		Default Value: 5f00h
		Format: U16
382..383	63:48	Forward R-ch Gamma Corrected Value 95
		Default Value: 5f00h
		Format: U16
	47:32	Forward Pixel Value 95
		Default Value: 5f00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 95
		Default Value: 5f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 95
		Default Value: 5f00h
		Format: U16
384..385	63:48	Inverse R-ch Gamma Corrected Value 96
		Default Value: 6000h
		Format: U16
	47:32	Inverse Pixel Value 96
		Default Value: 6000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 96
		Default Value: 6000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 96
		Default Value: 6000h
		Format: U16
386..387	63:48	Forward R-ch Gamma Corrected Value 96
		Default Value: 6000h
		Format: U16
	47:32	Forward Pixel Value 96
		Default Value: 6000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 96
		Default Value: 6000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 96
		Default Value: 6000h
		Format: U16
388..389	63:48	Inverse R-ch Gamma Corrected Value 97
		Default Value: 6100h
		Format: U16
	47:32	Inverse Pixel Value 97
		Default Value: 6100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 97
		Default Value: 6100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 97
		Default Value: 6100h
		Format: U16
390..391	63:48	Forward R-ch Gamma Corrected Value 97
		Default Value: 6100h
		Format: U16
	47:32	Forward Pixel Value 97
		Default Value: 6100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 97
		Default Value: 6100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 97
		Default Value: 6100h
		Format: U16
392..393	63:48	Inverse R-ch Gamma Corrected Value 98
		Default Value: 6200h
		Format: U16
	47:32	Inverse Pixel Value 98
		Default Value: 6200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 98
		Default Value: 6200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 98
		Default Value: 6200h
		Format: U16
394..395	63:48	Forward R-ch Gamma Corrected Value 98
		Default Value: 6200h
		Format: U16
	47:32	Forward Pixel Value 98
		Default Value: 6200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 98
		Default Value: 6200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 98
		Default Value: 6200h
		Format: U16
396..397	63:48	Inverse R-ch Gamma Corrected Value 99
		Default Value: 6300h
		Format: U16
	47:32	Inverse Pixel Value 99
		Default Value: 6300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 99
		Default Value: 6300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 99
		Default Value: 6300h
		Format: U16
398..399	63:48	Forward R-ch Gamma Corrected Value 99
		Default Value: 6300h
		Format: U16
	47:32	Forward Pixel Value 99
		Default Value: 6300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 99
		Default Value: 6300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 99
		Default Value: 6300h
		Format: U16
400..401	63:48	Inverse R-ch Gamma Corrected Value 100
		Default Value: 6400h
		Format: U16
	47:32	Inverse Pixel Value 100
		Default Value: 6400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 100
		Default Value: 6400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 100
		Default Value: 6400h
		Format: U16
402..403	63:48	Forward R-ch Gamma Corrected Value 100
		Default Value: 6400h
		Format: U16
	47:32	Forward Pixel Value 100
		Default Value: 6400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 100
		Default Value: 6400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 100
		Default Value: 6400h
		Format: U16
404..405	63:48	Inverse R-ch Gamma Corrected Value 101
		Default Value: 6500h
		Format: U16
	47:32	Inverse Pixel Value 101
		Default Value: 6500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 101
		Default Value: 6500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 101
		Default Value: 6500h
		Format: U16
406..407	63:48	Forward R-ch Gamma Corrected Value 101
		Default Value: 6500h
		Format: U16
	47:32	Forward Pixel Value 101
		Default Value: 6500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 101
		Default Value: 6500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 101
		Default Value: 6500h
		Format: U16
408..409	63:48	Inverse R-ch Gamma Corrected Value 102
		Default Value: 6600h
		Format: U16
	47:32	Inverse Pixel Value 102
		Default Value: 6600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 102
		Default Value: 6600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 102
		Default Value: 6600h
		Format: U16
410..411	63:48	Forward R-ch Gamma Corrected Value 102
		Default Value: 6600h
		Format: U16
	47:32	Forward Pixel Value 102
		Default Value: 6600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 102
		Default Value: 6600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 102
		Default Value: 6600h
		Format: U16
412..413	63:48	Inverse R-ch Gamma Corrected Value 103
		Default Value: 6700h
		Format: U16
	47:32	Inverse Pixel Value 103
		Default Value: 6700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 103
		Default Value: 6700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 103
		Default Value: 6700h
		Format: U16
414..415	63:48	Forward R-ch Gamma Corrected Value 103
		Default Value: 6700h
		Format: U16
	47:32	Forward Pixel Value 103
		Default Value: 6700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 103
		Default Value: 6700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 103
		Default Value: 6700h
		Format: U16
416..417	63:48	Inverse R-ch Gamma Corrected Value 104
		Default Value: 6800h
		Format: U16
	47:32	Inverse Pixel Value 104
		Default Value: 6800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 104
		Default Value: 6800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 104
		Default Value: 6800h
		Format: U16
418..419	63:48	Forward R-ch Gamma Corrected Value 104
		Default Value: 6800h
		Format: U16
	47:32	Forward Pixel Value 104
		Default Value: 6800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 104
		Default Value: 6800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 104
		Default Value: 6800h
		Format: U16
420..421	63:48	Inverse R-ch Gamma Corrected Value 105
		Default Value: 6900h
		Format: U16
	47:32	Inverse Pixel Value 105
		Default Value: 6900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 105
		Default Value: 6900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 105
		Default Value: 6900h
		Format: U16
422..423	63:48	Forward R-ch Gamma Corrected Value 105
		Default Value: 6900h
		Format: U16
	47:32	Forward Pixel Value 105
		Default Value: 6900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 105
		Default Value: 6900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 105
		Default Value: 6900h
		Format: U16
424..425	63:48	Inverse R-ch Gamma Corrected Value 106
		Default Value: 6a00h
		Format: U16
	47:32	Inverse Pixel Value 106
		Default Value: 6a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 106
		Default Value: 6a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 106
		Default Value: 6a00h
		Format: U16
426..427	63:48	Forward R-ch Gamma Corrected Value 106
		Default Value: 6a00h
		Format: U16
	47:32	Forward Pixel Value 106
		Default Value: 6a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 106
		Default Value: 6a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 106
		Default Value: 6a00h
		Format: U16
428..429	63:48	Inverse R-ch Gamma Corrected Value 107
		Default Value: 6b00h
		Format: U16
	47:32	Inverse Pixel Value 107
		Default Value: 6b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 107
		Default Value: 6b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 107
		Default Value: 6b00h
		Format: U16
430..431	63:48	Forward R-ch Gamma Corrected Value 107
		Default Value: 6b00h
		Format: U16
	47:32	Forward Pixel Value 107
		Default Value: 6b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 107
		Default Value: 6b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 107
		Default Value: 6b00h
		Format: U16
432..433	63:48	Inverse R-ch Gamma Corrected Value 108
		Default Value: 6c00h
		Format: U16
	47:32	Inverse Pixel Value 108
		Default Value: 6c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 108
		Default Value: 6c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 108
		Default Value: 6c00h
		Format: U16
434..435	63:48	Forward R-ch Gamma Corrected Value 108
		Default Value: 6c00h
		Format: U16
	47:32	Forward Pixel Value 108
		Default Value: 6c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 108
		Default Value: 6c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 108
		Default Value: 6c00h
		Format: U16
436..437	63:48	Inverse R-ch Gamma Corrected Value 109
		Default Value: 6d00h
		Format: U16
	47:32	Inverse Pixel Value 109
		Default Value: 6d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 109
		Default Value: 6d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 109
		Default Value: 6d00h
		Format: U16
438..439	63:48	Forward R-ch Gamma Corrected Value 109
		Default Value: 6d00h
		Format: U16
	47:32	Forward Pixel Value 109
		Default Value: 6d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 109
		Default Value: 6d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 109
		Default Value: 6d00h
		Format: U16
440..441	63:48	Inverse R-ch Gamma Corrected Value 110
		Default Value: 6e00h
		Format: U16
	47:32	Inverse Pixel Value 110
		Default Value: 6e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 110
		Default Value: 6e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 110
		Default Value: 6e00h
		Format: U16
442..443	63:48	Forward R-ch Gamma Corrected Value 110
		Default Value: 6e00h
		Format: U16
	47:32	Forward Pixel Value 110
		Default Value: 6e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 110
		Default Value: 6e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 110
		Default Value: 6e00h
		Format: U16
444..445	63:48	Inverse R-ch Gamma Corrected Value 111
		Default Value: 6f00h
		Format: U16
	47:32	Inverse Pixel Value 111
		Default Value: 6f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 111
		Default Value: 6f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 111
		Default Value: 6f00h
		Format: U16
446..447	63:48	Forward R-ch Gamma Corrected Value 111
		Default Value: 6f00h
		Format: U16
	47:32	Forward Pixel Value 111
		Default Value: 6f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 111
		Default Value: 6f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 111
		Default Value: 6f00h
		Format: U16
448..449	63:48	Inverse R-ch Gamma Corrected Value 112
		Default Value: 7000h
		Format: U16
	47:32	Inverse Pixel Value 112
		Default Value: 7000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 112
		Default Value: 7000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 112
		Default Value: 7000h
		Format: U16
450..451	63:48	Forward R-ch Gamma Corrected Value 112
		Default Value: 7000h
		Format: U16
	47:32	Forward Pixel Value 112
		Default Value: 7000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 112
		Default Value: 7000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 112
		Default Value: 7000h
		Format: U16
452..453	63:48	Inverse R-ch Gamma Corrected Value 113
		Default Value: 7100h
		Format: U16
	47:32	Inverse Pixel Value 113
		Default Value: 7100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 113
		Default Value: 7100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 113
		Default Value: 7100h
		Format: U16
454..455	63:48	Forward R-ch Gamma Corrected Value 113
		Default Value: 7100h
		Format: U16
	47:32	Forward Pixel Value 113
		Default Value: 7100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 113
		Default Value: 7100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 113
		Default Value: 7100h
		Format: U16
456..457	63:48	Inverse R-ch Gamma Corrected Value 114
		Default Value: 7200h
		Format: U16
	47:32	Inverse Pixel Value 114
		Default Value: 7200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 114
		Default Value: 7200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 114
		Default Value: 7200h
		Format: U16
458..459	63:48	Forward R-ch Gamma Corrected Value 114
		Default Value: 7200h
		Format: U16
	47:32	Forward Pixel Value 114
		Default Value: 7200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 114
		Default Value: 7200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 114
		Default Value: 7200h
		Format: U16
460..461	63:48	Inverse R-ch Gamma Corrected Value 115
		Default Value: 7300h
		Format: U16
	47:32	Inverse Pixel Value 115
		Default Value: 7300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 115
		Default Value: 7300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 115
		Default Value: 7300h
		Format: U16
462..463	63:48	Forward R-ch Gamma Corrected Value 115
		Default Value: 7300h
		Format: U16
	47:32	Forward Pixel Value 115
		Default Value: 7300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 115
		Default Value: 7300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 115
		Default Value: 7300h
		Format: U16
464..465	63:48	Inverse R-ch Gamma Corrected Value 116
		Default Value: 7400h
		Format: U16
	47:32	Inverse Pixel Value 116
		Default Value: 7400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 116
		Default Value: 7400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 116
		Default Value: 7400h
		Format: U16
466..467	63:48	Forward R-ch Gamma Corrected Value 116
		Default Value: 7400h
		Format: U16
	47:32	Forward Pixel Value 116
		Default Value: 7400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 116
		Default Value: 7400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 116
		Default Value: 7400h
		Format: U16
468..469	63:48	Inverse R-ch Gamma Corrected Value 117
		Default Value: 7500h
		Format: U16
	47:32	Inverse Pixel Value 117
		Default Value: 7500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 117
		Default Value: 7500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 117
		Default Value: 7500h
		Format: U16
470..471	63:48	Forward R-ch Gamma Corrected Value 117
		Default Value: 7500h
		Format: U16
	47:32	Forward Pixel Value 117
		Default Value: 7500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 117
		Default Value: 7500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 117
		Default Value: 7500h
		Format: U16
472..473	63:48	Inverse R-ch Gamma Corrected Value 118
		Default Value: 7600h
		Format: U16
	47:32	Inverse Pixel Value 118
		Default Value: 7600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 118
		Default Value: 7600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 118
		Default Value: 7600h
		Format: U16
474..475	63:48	Forward R-ch Gamma Corrected Value 118
		Default Value: 7600h
		Format: U16
	47:32	Forward Pixel Value 118
		Default Value: 7600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 118
		Default Value: 7600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 118
		Default Value: 7600h
		Format: U16
476..477	63:48	Inverse R-ch Gamma Corrected Value 119
		Default Value: 7700h
		Format: U16
	47:32	Inverse Pixel Value 119
		Default Value: 7700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 119
		Default Value: 7700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 119
		Default Value: 7700h
		Format: U16
478..479	63:48	Forward R-ch Gamma Corrected Value 119
		Default Value: 7700h
		Format: U16
	47:32	Forward Pixel Value 119
		Default Value: 7700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 119
		Default Value: 7700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 119
		Default Value: 7700h
		Format: U16
480..481	63:48	Inverse R-ch Gamma Corrected Value 120
		Default Value: 7800h
		Format: U16
	47:32	Inverse Pixel Value 120
		Default Value: 7800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 120
		Default Value: 7800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 120
		Default Value: 7800h
		Format: U16
482..483	63:48	Forward R-ch Gamma Corrected Value 120
		Default Value: 7800h
		Format: U16
	47:32	Forward Pixel Value 120
		Default Value: 7800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 120
		Default Value: 7800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 120
		Default Value: 7800h
		Format: U16
484..485	63:48	Inverse R-ch Gamma Corrected Value 121
		Default Value: 7900h
		Format: U16
	47:32	Inverse Pixel Value 121
		Default Value: 7900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 121
		Default Value: 7900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 121
		Default Value: 7900h
		Format: U16
486..487	63:48	Forward R-ch Gamma Corrected Value 121
		Default Value: 7900h
		Format: U16
	47:32	Forward Pixel Value 121
		Default Value: 7900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 121
		Default Value: 7900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 121
		Default Value: 7900h
		Format: U16
488..489	63:48	Inverse R-ch Gamma Corrected Value 122
		Default Value: 7a00h
		Format: U16
	47:32	Inverse Pixel Value 122
		Default Value: 7a00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 122
		Default Value: 7a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 122
		Default Value: 7a00h
		Format: U16
490..491	63:48	Forward R-ch Gamma Corrected Value 122
		Default Value: 7a00h
		Format: U16
	47:32	Forward Pixel Value 122
		Default Value: 7a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 122
		Default Value: 7a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 122
		Default Value: 7a00h
		Format: U16
492..493	63:48	Inverse R-ch Gamma Corrected Value 123
		Default Value: 7b00h
		Format: U16
	47:32	Inverse Pixel Value 123
		Default Value: 7b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 123
		Default Value: 7b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 123
		Default Value: 7b00h
		Format: U16
494..495	63:48	Forward R-ch Gamma Corrected Value 123
		Default Value: 7b00h
		Format: U16
	47:32	Forward Pixel Value 123
		Default Value: 7b00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 123
		Default Value: 7b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 123
		Default Value: 7b00h
		Format: U16
496..497	63:48	Inverse R-ch Gamma Corrected Value 124
		Default Value: 7c00h
		Format: U16
	47:32	Inverse Pixel Value 124
		Default Value: 7c00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 124
		Default Value: 7c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 124
		Default Value: 7c00h
		Format: U16
498..499	63:48	Forward R-ch Gamma Corrected Value 124
		Default Value: 7c00h
		Format: U16
	47:32	Forward Pixel Value 124
		Default Value: 7c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 124
		Default Value: 7c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 124
		Default Value: 7c00h
		Format: U16
500..501	63:48	Inverse R-ch Gamma Corrected Value 125
		Default Value: 7d00h
		Format: U16
	47:32	Inverse Pixel Value 125
		Default Value: 7d00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 125
		Default Value: 7d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 125
		Default Value: 7d00h
		Format: U16
502..503	63:48	Forward R-ch Gamma Corrected Value 125
		Default Value: 7d00h
		Format: U16
	47:32	Forward Pixel Value 125
		Default Value: 7d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 125
		Default Value: 7d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 125
		Default Value: 7d00h
		Format: U16
504..505	63:48	Inverse R-ch Gamma Corrected Value 126
		Default Value: 7e00h
		Format: U16
	47:32	Inverse Pixel Value 126
		Default Value: 7e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 126
		Default Value: 7e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 126
		Default Value: 7e00h
		Format: U16
506..507	63:48	Forward R-ch Gamma Corrected Value 126
		Default Value: 7e00h
		Format: U16
	47:32	Forward Pixel Value 126
		Default Value: 7e00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 126
		Default Value: 7e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 126
		Default Value: 7e00h
		Format: U16
508..509	63:48	Inverse R-ch Gamma Corrected Value 127
		Default Value: 7f00h
		Format: U16
	47:32	Inverse Pixel Value 127
		Default Value: 7f00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 127
		Default Value: 7f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 127
		Default Value: 7f00h
		Format: U16
510..511	63:48	Forward R-ch Gamma Corrected Value 127
		Default Value: 7f00h
		Format: U16
	47:32	Forward Pixel Value 127
		Default Value: 7f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 127
		Default Value: 7f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 127
		Default Value: 7f00h
		Format: U16
512..513	63:48	Inverse R-ch Gamma Corrected Value 128
		Default Value: 8000h
		Format: U16
	47:32	Inverse Pixel Value 128
		Default Value: 8000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 128
		Default Value: 8000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 128
		Default Value: 8000h
		Format: U16
514..515	63:48	Forward R-ch Gamma Corrected Value 128
		Default Value: 8000h
		Format: U16
	47:32	Forward Pixel Value 128
		Default Value: 8000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 128
		Default Value: 8000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 128
		Default Value: 8000h
		Format: U16
516..517	63:48	Inverse R-ch Gamma Corrected Value 129
		Default Value: 8100h
		Format: U16
	47:32	Inverse Pixel Value 129
		Default Value: 8100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 129
		Default Value: 8100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 129
		Default Value: 8100h
		Format: U16
518..519	63:48	Forward R-ch Gamma Corrected Value 129
		Default Value: 8100h
		Format: U16
	47:32	Forward Pixel Value 129
		Default Value: 8100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 129
		Default Value: 8100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 129
		Default Value: 8100h
		Format: U16
520..521	63:48	Inverse R-ch Gamma Corrected Value 130
		Default Value: 8200h
		Format: U16
	47:32	Inverse Pixel Value 130
		Default Value: 8200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 130
		Default Value: 8200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 130
		Default Value: 8200h
		Format: U16
522..523	63:48	Forward R-ch Gamma Corrected Value 130
		Default Value: 8200h
		Format: U16
	47:32	Forward Pixel Value 130
		Default Value: 8200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 130
		Default Value: 8200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 130
		Default Value: 8200h
		Format: U16
524..525	63:48	Inverse R-ch Gamma Corrected Value 131
		Default Value: 8300h
		Format: U16
	47:32	Inverse Pixel Value 131
		Default Value: 8300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 131
		Default Value: 8300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 131
		Default Value: 8300h
		Format: U16
526..527	63:48	Forward R-ch Gamma Corrected Value 131
		Default Value: 8300h
		Format: U16
	47:32	Forward Pixel Value 131
		Default Value: 8300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 131
		Default Value: 8300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 131
		Default Value: 8300h
		Format: U16
528..529	63:48	Inverse R-ch Gamma Corrected Value 132
		Default Value: 8400h
		Format: U16
	47:32	Inverse Pixel Value 132
		Default Value: 8400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 132
		Default Value: 8400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 132
		Default Value: 8400h
		Format: U16
530..531	63:48	Forward R-ch Gamma Corrected Value 132
		Default Value: 8400h
		Format: U16
	47:32	Forward Pixel Value 132
		Default Value: 8400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 132
		Default Value: 8400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 132
		Default Value: 8400h
		Format: U16
532..533	63:48	Inverse R-ch Gamma Corrected Value 133
		Default Value: 8500h
		Format: U16
	47:32	Inverse Pixel Value 133
		Default Value: 8500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 133
		Default Value: 8500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 133
		Default Value: 8500h
		Format: U16
534..535	63:48	Forward R-ch Gamma Corrected Value 133
		Default Value: 8500h
		Format: U16
	47:32	Forward Pixel Value 133
		Default Value: 8500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 133
		Default Value: 8500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 133
		Default Value: 8500h
		Format: U16
536..537	63:48	Inverse R-ch Gamma Corrected Value 134
		Default Value: 8600h
		Format: U16
	47:32	Inverse Pixel Value 134
		Default Value: 8600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 134
		Default Value: 8600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 134
		Default Value: 8600h
		Format: U16
538..539	63:48	Forward R-ch Gamma Corrected Value 134
		Default Value: 8600h
		Format: U16
	47:32	Forward Pixel Value 134
		Default Value: 8600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 134
		Default Value: 8600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 134
		Default Value: 8600h
		Format: U16
540..541	63:48	Inverse R-ch Gamma Corrected Value 135
		Default Value: 8700h
		Format: U16
	47:32	Inverse Pixel Value 135
		Default Value: 8700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 135
		Default Value: 8700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 135
		Default Value: 8700h
		Format: U16
542..543	63:48	Forward R-ch Gamma Corrected Value 135
		Default Value: 8700h
		Format: U16
	47:32	Forward Pixel Value 135
		Default Value: 8700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 135
		Default Value: 8700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 135
		Default Value: 8700h
		Format: U16
544..545	63:48	Inverse R-ch Gamma Corrected Value 136
		Default Value: 8800h
		Format: U16
	47:32	Inverse Pixel Value 136
		Default Value: 8800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 136
		Default Value: 8800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 136
		Default Value: 8800h
		Format: U16
546..547	63:48	Forward R-ch Gamma Corrected Value 136
		Default Value: 8800h
		Format: U16
	47:32	Forward Pixel Value 136
		Default Value: 8800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 136
		Default Value: 8800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 136
		Default Value: 8800h
		Format: U16
548..549	63:48	Inverse R-ch Gamma Corrected Value 137
		Default Value: 8900h
		Format: U16
	47:32	Inverse Pixel Value 137
		Default Value: 8900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 137
		Default Value: 8900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 137
		Default Value: 8900h
		Format: U16
550..551	63:48	Forward R-ch Gamma Corrected Value 137
		Default Value: 8900h
		Format: U16
	47:32	Forward Pixel Value 137
		Default Value: 8900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 137
		Default Value: 8900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 137
		Default Value: 8900h
		Format: U16
552..553	63:48	Inverse R-ch Gamma Corrected Value 138
		Default Value: 8a00h
		Format: U16
	47:32	Inverse Pixel Value 138
		Default Value: 8a00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 138
		Default Value: 8a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 138
		Default Value: 8a00h
		Format: U16
554..555	63:48	Forward R-ch Gamma Corrected Value 138
		Default Value: 8a00h
		Format: U16
	47:32	Forward Pixel Value 138
		Default Value: 8a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 138
		Default Value: 8a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 138
		Default Value: 8a00h
		Format: U16
556..557	63:48	Inverse R-ch Gamma Corrected Value 139
		Default Value: 8b00h
		Format: U16
	47:32	Inverse Pixel Value 139
		Default Value: 8b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 139
		Default Value: 8b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 139
		Default Value: 8b00h
		Format: U16
558..559	63:48	Forward R-ch Gamma Corrected Value 139
		Default Value: 8b00h
		Format: U16
	47:32	Forward Pixel Value 139
		Default Value: 8b00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 139
		Default Value: 8b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 139
		Default Value: 8b00h
		Format: U16
560..561	63:48	Inverse R-ch Gamma Corrected Value 140
		Default Value: 8c00h
		Format: U16
	47:32	Inverse Pixel Value 140
		Default Value: 8c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 140
		Default Value: 8c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 140
		Default Value: 8c00h
		Format: U16
562..563	63:48	Forward R-ch Gamma Corrected Value 140
		Default Value: 8c00h
		Format: U16
	47:32	Forward Pixel Value 140
		Default Value: 8c00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 140
		Default Value: 8c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 140
		Default Value: 8c00h
		Format: U16
564..565	63:48	Inverse R-ch Gamma Corrected Value 141
		Default Value: 8d00h
		Format: U16
	47:32	Inverse Pixel Value 141
		Default Value: 8d00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 141
		Default Value: 8d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 141
		Default Value: 8d00h
		Format: U16
566..567	63:48	Forward R-ch Gamma Corrected Value 141
		Default Value: 8d00h
		Format: U16
	47:32	Forward Pixel Value 141
		Default Value: 8d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 141
		Default Value: 8d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 141
		Default Value: 8d00h
		Format: U16
568..569	63:48	Inverse R-ch Gamma Corrected Value 142
		Default Value: 8e00h
		Format: U16
	47:32	Inverse Pixel Value 142
		Default Value: 8e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 142
		Default Value: 8e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 142
		Default Value: 8e00h
		Format: U16
570..571	63:48	Forward R-ch Gamma Corrected Value 142
		Default Value: 8e00h
		Format: U16
	47:32	Forward Pixel Value 142
		Default Value: 8e00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 142
		Default Value: 8e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 142
		Default Value: 8e00h
		Format: U16
572..573	63:48	Inverse R-ch Gamma Corrected Value 143
		Default Value: 8f00h
		Format: U16
	47:32	Inverse Pixel Value 143
		Default Value: 8f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 143
		Default Value: 8f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 143
		Default Value: 8f00h
		Format: U16
574..575	63:48	Forward R-ch Gamma Corrected Value 143
		Default Value: 8f00h
		Format: U16
	47:32	Forward Pixel Value 143
		Default Value: 8f00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 143
		Default Value: 8f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 143
		Default Value: 8f00h
		Format: U16
576..577	63:48	Inverse R-ch Gamma Corrected Value 144
		Default Value: 9000h
		Format: U16
	47:32	Inverse Pixel Value 144
		Default Value: 9000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 144
		Default Value: 9000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 144
		Default Value: 9000h
		Format: U16
578..579	63:48	Forward R-ch Gamma Corrected Value 144
		Default Value: 9000h
		Format: U16
	47:32	Forward Pixel Value 144
		Default Value: 9000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 144
		Default Value: 9000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 144
		Default Value: 9000h
		Format: U16
580..581	63:48	Inverse R-ch Gamma Corrected Value 145
		Default Value: 9100h
		Format: U16
	47:32	Inverse Pixel Value 145
		Default Value: 9100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 145
		Default Value: 9100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 145
		Default Value: 9100h
		Format: U16
582..583	63:48	Forward R-ch Gamma Corrected Value 145
		Default Value: 9100h
		Format: U16
	47:32	Forward Pixel Value 145
		Default Value: 9100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 145
		Default Value: 9100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 145
		Default Value: 9100h
		Format: U16
584..585	63:48	Inverse R-ch Gamma Corrected Value 146
		Default Value: 9200h
		Format: U16
	47:32	Inverse Pixel Value 146
		Default Value: 9200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 146
		Default Value: 9200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 146
		Default Value: 9200h
		Format: U16
586..587	63:48	Forward R-ch Gamma Corrected Value 146
		Default Value: 9200h
		Format: U16
	47:32	Forward Pixel Value 146
		Default Value: 9200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 146
		Default Value: 9200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 146
		Default Value: 9200h
		Format: U16
588..589	63:48	Inverse R-ch Gamma Corrected Value 147
		Default Value: 9300h
		Format: U16
	47:32	Inverse Pixel Value 147
		Default Value: 9300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 147
		Default Value: 9300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 147
		Default Value: 9300h
		Format: U16
590..591	63:48	Forward R-ch Gamma Corrected Value 147
		Default Value: 9300h
		Format: U16
	47:32	Forward Pixel Value 147
		Default Value: 9300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 147
		Default Value: 9300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 147
		Default Value: 9300h
		Format: U16
592..593	63:48	Inverse R-ch Gamma Corrected Value 148
		Default Value: 9400h
		Format: U16
	47:32	Inverse Pixel Value 148
		Default Value: 9400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 148
		Default Value: 9400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 148
		Default Value: 9400h
		Format: U16
594..595	63:48	Forward R-ch Gamma Corrected Value 148
		Default Value: 9400h
		Format: U16
	47:32	Forward Pixel Value 148
		Default Value: 9400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 148
		Default Value: 9400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 148
		Default Value: 9400h
		Format: U16
596..597	63:48	Inverse R-ch Gamma Corrected Value 149
		Default Value: 9500h
		Format: U16
	47:32	Inverse Pixel Value 149
		Default Value: 9500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 149
		Default Value: 9500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 149
		Default Value: 9500h
		Format: U16
598..599	63:48	Forward R-ch Gamma Corrected Value 149
		Default Value: 9500h
		Format: U16
	47:32	Forward Pixel Value 149
		Default Value: 9500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 149
		Default Value: 9500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 149
		Default Value: 9500h
		Format: U16
600..601	63:48	Inverse R-ch Gamma Corrected Value 150
		Default Value: 9600h
		Format: U16
	47:32	Inverse Pixel Value 150
		Default Value: 9600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 150
		Default Value: 9600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 150
		Default Value: 9600h
		Format: U16
602..603	63:48	Forward R-ch Gamma Corrected Value 150
		Default Value: 9600h
		Format: U16
	47:32	Forward Pixel Value 150
		Default Value: 9600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 150
		Default Value: 9600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 150
		Default Value: 9600h
		Format: U16
604..605	63:48	Inverse R-ch Gamma Corrected Value 151
		Default Value: 9700h
		Format: U16
	47:32	Inverse Pixel Value 151
		Default Value: 9700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 151
		Default Value: 9700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 151
		Default Value: 9700h
		Format: U16
606..607	63:48	Forward R-ch Gamma Corrected Value 151
		Default Value: 9700h
		Format: U16
	47:32	Forward Pixel Value 151
		Default Value: 9700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 151
		Default Value: 9700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 151
		Default Value: 9700h
		Format: U16
608..609	63:48	Inverse R-ch Gamma Corrected Value 152
		Default Value: 9800h
		Format: U16
	47:32	Inverse Pixel Value 152
		Default Value: 9800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 152
		Default Value: 9800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 152
		Default Value: 9800h
		Format: U16
610..611	63:48	Forward R-ch Gamma Corrected Value 152
		Default Value: 9800h
		Format: U16
	47:32	Forward Pixel Value 152
		Default Value: 9800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 152
		Default Value: 9800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 152
		Default Value: 9800h
		Format: U16
612..613	63:48	Inverse R-ch Gamma Corrected Value 153
		Default Value: 9900h
		Format: U16
	47:32	Inverse Pixel Value 153
		Default Value: 9900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 153
		Default Value: 9900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 153
		Default Value: 9900h
		Format: U16
614..615	63:48	Forward R-ch Gamma Corrected Value 153
		Default Value: 9900h
		Format: U16
	47:32	Forward Pixel Value 153
		Default Value: 9900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 153
		Default Value: 9900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 153
		Default Value: 9900h
		Format: U16
616..617	63:48	Inverse R-ch Gamma Corrected Value 154
		Default Value: 9a00h
		Format: U16
	47:32	Inverse Pixel Value 154
		Default Value: 9a00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 154
		Default Value: 9a00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 154
		Default Value: 9a00h
		Format: U16
618..619	63:48	Forward R-ch Gamma Corrected Value 154
		Default Value: 9a00h
		Format: U16
	47:32	Forward Pixel Value 154
		Default Value: 9a00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 154
		Default Value: 9a00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 154
		Default Value: 9a00h
		Format: U16
620..621	63:48	Inverse R-ch Gamma Corrected Value 155
		Default Value: 9b00h
		Format: U16
	47:32	Inverse Pixel Value 155
		Default Value: 9b00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 155
		Default Value: 9b00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 155
		Default Value: 9b00h
		Format: U16
622..623	63:48	Forward R-ch Gamma Corrected Value 155
		Default Value: 9b00h
		Format: U16
	47:32	Forward Pixel Value 155
		Default Value: 9b00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 155
		Default Value: 9b00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 155
		Default Value: 9b00h
		Format: U16
624..625	63:48	Inverse R-ch Gamma Corrected Value 156
		Default Value: 9c00h
		Format: U16
	47:32	Inverse Pixel Value 156
		Default Value: 9c00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 156
		Default Value: 9c00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 156
		Default Value: 9c00h
		Format: U16
626..627	63:48	Forward R-ch Gamma Corrected Value 156
		Default Value: 9c00h
		Format: U16
	47:32	Forward Pixel Value 156
		Default Value: 9c00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 156
		Default Value: 9c00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 156
		Default Value: 9c00h
		Format: U16
628..629	63:48	Inverse R-ch Gamma Corrected Value 157
		Default Value: 9d00h
		Format: U16
	47:32	Inverse Pixel Value 157
		Default Value: 9d00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 157
		Default Value: 9d00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 157
		Default Value: 9d00h
		Format: U16
630..631	63:48	Forward R-ch Gamma Corrected Value 157
		Default Value: 9d00h
		Format: U16
	47:32	Forward Pixel Value 157
		Default Value: 9d00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 157
		Default Value: 9d00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 157
		Default Value: 9d00h
		Format: U16
632..633	63:48	Inverse R-ch Gamma Corrected Value 158
		Default Value: 9e00h
		Format: U16
	47:32	Inverse Pixel Value 158
		Default Value: 9e00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 158
		Default Value: 9e00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 158
		Default Value: 9e00h
		Format: U16
634..635	63:48	Forward R-ch Gamma Corrected Value 158
		Default Value: 9e00h
		Format: U16
	47:32	Forward Pixel Value 158
		Default Value: 9e00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 158
		Default Value: 9e00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 158
		Default Value: 9e00h
		Format: U16
636..637	63:48	Inverse R-ch Gamma Corrected Value 159
		Default Value: 9f00h
		Format: U16
	47:32	Inverse Pixel Value 159
		Default Value: 9f00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 159
		Default Value: 9f00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 159
		Default Value: 9f00h
		Format: U16
638..639	63:48	Forward R-ch Gamma Corrected Value 159
		Default Value: 9f00h
		Format: U16
	47:32	Forward Pixel Value 159
		Default Value: 9f00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 159
		Default Value: 9f00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 159
		Default Value: 9f00h
		Format: U16
640..641	63:48	Inverse R-ch Gamma Corrected Value 160
		Default Value: a000h
		Format: U16
	47:32	Inverse Pixel Value 160
		Default Value: a000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 160
		Default Value: a000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 160
		Default Value: a000h
		Format: U16
642..643	63:48	Forward R-ch Gamma Corrected Value 160
		Default Value: a000h
		Format: U16
	47:32	Forward Pixel Value 160
		Default Value: a000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 160
		Default Value: a000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 160
		Default Value: a000h
		Format: U16
644..645	63:48	Inverse R-ch Gamma Corrected Value 161
		Default Value: a100h
		Format: U16
	47:32	Inverse Pixel Value 161
		Default Value: a100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 161
		Default Value: a100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 161
		Default Value: a100h
		Format: U16
646..647	63:48	Forward R-ch Gamma Corrected Value 161
		Default Value: a100h
		Format: U16
	47:32	Forward Pixel Value 161
		Default Value: a100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 161
		Default Value: a100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 161
		Default Value: a100h
		Format: U16
648..649	63:48	Inverse R-ch Gamma Corrected Value 162
		Default Value: a200h
		Format: U16
	47:32	Inverse Pixel Value 162
		Default Value: a200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 162
		Default Value: a200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 162
		Default Value: a200h
		Format: U16
650..651	63:48	Forward R-ch Gamma Corrected Value 162
		Default Value: a200h
		Format: U16
	47:32	Forward Pixel Value 162
		Default Value: a200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 162
		Default Value: a200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 162
		Default Value: a200h
		Format: U16
652..653	63:48	Inverse R-ch Gamma Corrected Value 163
		Default Value: a300h
		Format: U16
	47:32	Inverse Pixel Value 163
		Default Value: a300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 163
		Default Value: a300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 163
		Default Value: a300h
		Format: U16
654..655	63:48	Forward R-ch Gamma Corrected Value 163
		Default Value: a300h
		Format: U16
	47:32	Forward Pixel Value 163
		Default Value: a300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 163
		Default Value: a300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 163
		Default Value: a300h
		Format: U16
656..657	63:48	Inverse R-ch Gamma Corrected Value 164
		Default Value: a400h
		Format: U16
	47:32	Inverse Pixel Value 164
		Default Value: a400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 164
		Default Value: a400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 164
		Default Value: a400h
		Format: U16
658..659	63:48	Forward R-ch Gamma Corrected Value 164
		Default Value: a400h
		Format: U16
	47:32	Forward Pixel Value 164
		Default Value: a400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 164
		Default Value: a400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 164
		Default Value: a400h
		Format: U16
660..661	63:48	Inverse R-ch Gamma Corrected Value 165
		Default Value: a500h
		Format: U16
	47:32	Inverse Pixel Value 165
		Default Value: a500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 165
		Default Value: a500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 165
		Default Value: a500h
		Format: U16
662..663	63:48	Forward R-ch Gamma Corrected Value 165
		Default Value: a500h
		Format: U16
	47:32	Forward Pixel Value 165
		Default Value: a500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 165
		Default Value: a500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 165
		Default Value: a500h
		Format: U16
664..665	63:48	Inverse R-ch Gamma Corrected Value 166
		Default Value: a600h
		Format: U16
	47:32	Inverse Pixel Value 166
		Default Value: a600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 166
		Default Value: a600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 166
		Default Value: a600h
		Format: U16
666..667	63:48	Forward R-ch Gamma Corrected Value 166
		Default Value: a600h
		Format: U16
	47:32	Forward Pixel Value 166
		Default Value: a600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 166
		Default Value: a600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 166
		Default Value: a600h
		Format: U16
668..669	63:48	Inverse R-ch Gamma Corrected Value 167
		Default Value: a700h
		Format: U16
	47:32	Inverse Pixel Value 167
		Default Value: a700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 167
		Default Value: a700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 167
		Default Value: a700h
		Format: U16
670..671	63:48	Forward R-ch Gamma Corrected Value 167
		Default Value: a700h
		Format: U16
	47:32	Forward Pixel Value 167
		Default Value: a700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 167
		Default Value: a700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 167
		Default Value: a700h
		Format: U16
672..673	63:48	Inverse R-ch Gamma Corrected Value 168
		Default Value: a800h
		Format: U16
	47:32	Inverse Pixel Value 168
		Default Value: a800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 168
		Default Value: a800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 168
		Default Value: a800h
		Format: U16
674..675	63:48	Forward R-ch Gamma Corrected Value 168
		Default Value: a800h
		Format: U16
	47:32	Forward Pixel Value 168
		Default Value: a800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 168
		Default Value: a800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 168
		Default Value: a800h
		Format: U16
676..677	63:48	Inverse R-ch Gamma Corrected Value 169
		Default Value: a900h
		Format: U16
	47:32	Inverse Pixel Value 169
		Default Value: a900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 169
		Default Value: a900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 169
		Default Value: a900h
		Format: U16
678..679	63:48	Forward R-ch Gamma Corrected Value 169
		Default Value: a900h
		Format: U16
	47:32	Forward Pixel Value 169
		Default Value: a900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 169
		Default Value: a900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 169
		Default Value: a900h
		Format: U16
680..681	63:48	Inverse R-ch Gamma Corrected Value 170
		Default Value: aa00h
		Format: U16
	47:32	Inverse Pixel Value 170
		Default Value: aa00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 170
		Default Value: aa00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 170
		Default Value: aa00h
		Format: U16
682..683	63:48	Forward R-ch Gamma Corrected Value 170
		Default Value: aa00h
		Format: U16
	47:32	Forward Pixel Value 170
		Default Value: aa00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 170
		Default Value: aa00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 170
		Default Value: aa00h
		Format: U16
684..685	63:48	Inverse R-ch Gamma Corrected Value 171
		Default Value: ab00h
		Format: U16
	47:32	Inverse Pixel Value 171
		Default Value: ab00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 171
		Default Value: ab00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 171
		Default Value: ab00h
		Format: U16
686..687	63:48	Forward R-ch Gamma Corrected Value 171
		Default Value: ab00h
		Format: U16
	47:32	Forward Pixel Value 171
		Default Value: ab00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 171
		Default Value: ab00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 171
		Default Value: ab00h
		Format: U16
688..689	63:48	Inverse R-ch Gamma Corrected Value 172
		Default Value: ac00h
		Format: U16
	47:32	Inverse Pixel Value 172
		Default Value: ac00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 172
		Default Value: ac00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 172
		Default Value: ac00h
		Format: U16
690..691	63:48	Forward R-ch Gamma Corrected Value 172
		Default Value: ac00h
		Format: U16
	47:32	Forward Pixel Value 172
		Default Value: ac00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 172
		Default Value: ac00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 172
		Default Value: ac00h
		Format: U16
692..693	63:48	Inverse R-ch Gamma Corrected Value 173
		Default Value: ad00h
		Format: U16
	47:32	Inverse Pixel Value 173
		Default Value: ad00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 173
		Default Value: ad00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 173
		Default Value: ad00h
		Format: U16
694..695	63:48	Forward R-ch Gamma Corrected Value 173
		Default Value: ad00h
		Format: U16
	47:32	Forward Pixel Value 173
		Default Value: ad00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 173
		Default Value: ad00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 173
		Default Value: ad00h
		Format: U16
696..697	63:48	Inverse R-ch Gamma Corrected Value 174
		Default Value: ae00h
		Format: U16
	47:32	Inverse Pixel Value 174
		Default Value: ae00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 174
		Default Value: ae00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 174
		Default Value: ae00h
		Format: U16
698..699	63:48	Forward R-ch Gamma Corrected Value 174
		Default Value: ae00h
		Format: U16
	47:32	Forward Pixel Value 174
		Default Value: ae00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 174
		Default Value: ae00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 174
		Default Value: ae00h
		Format: U16
700..701	63:48	Inverse R-ch Gamma Corrected Value 175
		Default Value: af00h
		Format: U16
	47:32	Inverse Pixel Value 175
		Default Value: af00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 175
		Default Value: af00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 175
		Default Value: af00h
		Format: U16
702..703	63:48	Forward R-ch Gamma Corrected Value 175
		Default Value: af00h
		Format: U16
	47:32	Forward Pixel Value 175
		Default Value: af00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 175
		Default Value: af00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 175
		Default Value: af00h
		Format: U16
704..705	63:48	Inverse R-ch Gamma Corrected Value 176
		Default Value: b000h
		Format: U16
	47:32	Inverse Pixel Value 176
		Default Value: b000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 176
		Default Value: b000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 176
		Default Value: b000h
		Format: U16
706..707	63:48	Forward R-ch Gamma Corrected Value 176
		Default Value: b000h
		Format: U16
	47:32	Forward Pixel Value 176
		Default Value: b000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 176
		Default Value: b000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 176
		Default Value: b000h
		Format: U16
708..709	63:48	Inverse R-ch Gamma Corrected Value 177
		Default Value: b100h
		Format: U16
	47:32	Inverse Pixel Value 177
		Default Value: b100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 177
		Default Value: b100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 177
		Default Value: b100h
		Format: U16
710..711	63:48	Forward R-ch Gamma Corrected Value 177
		Default Value: b100h
		Format: U16
	47:32	Forward Pixel Value 177
		Default Value: b100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 177
		Default Value: b100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 177
		Default Value: b100h
		Format: U16
712..713	63:48	Inverse R-ch Gamma Corrected Value 178
		Default Value: b200h
		Format: U16
	47:32	Inverse Pixel Value 178
		Default Value: b200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 178
		Default Value: b200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 178
		Default Value: b200h
		Format: U16
714..715	63:48	Forward R-ch Gamma Corrected Value 178
		Default Value: b200h
		Format: U16
	47:32	Forward Pixel Value 178
		Default Value: b200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 178
		Default Value: b200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 178
		Default Value: b200h
		Format: U16
716..717	63:48	Inverse R-ch Gamma Corrected Value 179
		Default Value: b300h
		Format: U16
	47:32	Inverse Pixel Value 179
		Default Value: b300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 179
		Default Value: b300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 179
		Default Value: b300h
		Format: U16
718..719	63:48	Forward R-ch Gamma Corrected Value 179
		Default Value: b300h
		Format: U16
	47:32	Forward Pixel Value 179
		Default Value: b300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 179
		Default Value: b300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 179
		Default Value: b300h
		Format: U16
720..721	63:48	Inverse R-ch Gamma Corrected Value 180
		Default Value: b400h
		Format: U16
	47:32	Inverse Pixel Value 180
		Default Value: b400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 180
		Default Value: b400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 180
		Default Value: b400h
		Format: U16
722..723	63:48	Forward R-ch Gamma Corrected Value 180
		Default Value: b400h
		Format: U16
	47:32	Forward Pixel Value 180
		Default Value: b400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 180
		Default Value: b400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 180
		Default Value: b400h
		Format: U16
724..725	63:48	Inverse R-ch Gamma Corrected Value 181
		Default Value: b500h
		Format: U16
	47:32	Inverse Pixel Value 181
		Default Value: b500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 181
		Default Value: b500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 181
		Default Value: b500h
		Format: U16
726..727	63:48	Forward R-ch Gamma Corrected Value 181
		Default Value: b500h
		Format: U16
	47:32	Forward Pixel Value 181
		Default Value: b500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 181
		Default Value: b500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 181
		Default Value: b500h
		Format: U16
728..729	63:48	Inverse R-ch Gamma Corrected Value 182
		Default Value: b600h
		Format: U16
	47:32	Inverse Pixel Value 182
		Default Value: b600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 182
		Default Value: b600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 182
		Default Value: b600h
		Format: U16
730..731	63:48	Forward R-ch Gamma Corrected Value 182
		Default Value: b600h
		Format: U16
	47:32	Forward Pixel Value 182
		Default Value: b600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 182
		Default Value: b600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 182
		Default Value: b600h
		Format: U16
732..733	63:48	Inverse R-ch Gamma Corrected Value 183
		Default Value: b700h
		Format: U16
	47:32	Inverse Pixel Value 183
		Default Value: b700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 183
		Default Value: b700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 183
		Default Value: b700h
		Format: U16
734..735	63:48	Forward R-ch Gamma Corrected Value 183
		Default Value: b700h
		Format: U16
	47:32	Forward Pixel Value 183
		Default Value: b700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 183
		Default Value: b700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 183
		Default Value: b700h
		Format: U16
736..737	63:48	Inverse R-ch Gamma Corrected Value 184
		Default Value: b800h
		Format: U16
	47:32	Inverse Pixel Value 184
		Default Value: b800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 184
		Default Value: b800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 184
		Default Value: b800h
		Format: U16
738..739	63:48	Forward R-ch Gamma Corrected Value 184
		Default Value: b800h
		Format: U16
	47:32	Forward Pixel Value 184
		Default Value: b800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 184
		Default Value: b800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 184
		Default Value: b800h
		Format: U16
740..741	63:48	Inverse R-ch Gamma Corrected Value 185
		Default Value: b900h
		Format: U16
	47:32	Inverse Pixel Value 185
		Default Value: b900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 185
		Default Value: b900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 185
		Default Value: b900h
		Format: U16
742..743	63:48	Forward R-ch Gamma Corrected Value 185
		Default Value: b900h
		Format: U16
	47:32	Forward Pixel Value 185
		Default Value: b900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 185
		Default Value: b900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 185
		Default Value: b900h
		Format: U16
744..745	63:48	Inverse R-ch Gamma Corrected Value 186
		Default Value: ba00h
		Format: U16
	47:32	Inverse Pixel Value 186
		Default Value: ba00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 186
		Default Value: ba00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 186
		Default Value: ba00h
		Format: U16
746..747	63:48	Forward R-ch Gamma Corrected Value 186
		Default Value: ba00h
		Format: U16
	47:32	Forward Pixel Value 186
		Default Value: ba00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 186
		Default Value: ba00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 186
		Default Value: ba00h
		Format: U16
748..749	63:48	Inverse R-ch Gamma Corrected Value 187
		Default Value: bb00h
		Format: U16
	47:32	Inverse Pixel Value 187
		Default Value: bb00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 187
		Default Value: bb00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 187
		Default Value: bb00h
		Format: U16
750..751	63:48	Forward R-ch Gamma Corrected Value 187
		Default Value: bb00h
		Format: U16
	47:32	Forward Pixel Value 187
		Default Value: bb00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 187
		Default Value: bb00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 187
		Default Value: bb00h
		Format: U16
752..753	63:48	Inverse R-ch Gamma Corrected Value 188
		Default Value: bc00h
		Format: U16
	47:32	Inverse Pixel Value 188
		Default Value: bc00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 188
		Default Value: bc00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 188
		Default Value: bc00h
		Format: U16
754..755	63:48	Forward R-ch Gamma Corrected Value 188
		Default Value: bc00h
		Format: U16
	47:32	Forward Pixel Value 188
		Default Value: bc00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 188
		Default Value: bc00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 188
		Default Value: bc00h
		Format: U16
756..757	63:48	Inverse R-ch Gamma Corrected Value 189
		Default Value: bd00h
		Format: U16
	47:32	Inverse Pixel Value 189
		Default Value: bd00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 189
		Default Value: bd00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 189
		Default Value: bd00h
		Format: U16
758..759	63:48	Forward R-ch Gamma Corrected Value 189
		Default Value: bd00h
		Format: U16
	47:32	Forward Pixel Value 189
		Default Value: bd00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 189
		Default Value: bd00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 189
		Default Value: bd00h
		Format: U16
760..761	63:48	Inverse R-ch Gamma Corrected Value 190
		Default Value: be00h
		Format: U16
	47:32	Inverse Pixel Value 190
		Default Value: be00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 190
		Default Value: be00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 190
		Default Value: be00h
		Format: U16
762..763	63:48	Forward R-ch Gamma Corrected Value 190
		Default Value: be00h
		Format: U16
	47:32	Forward Pixel Value 190
		Default Value: be00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 190
		Default Value: be00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 190
		Default Value: be00h
		Format: U16
764..765	63:48	Inverse R-ch Gamma Corrected Value 191
		Default Value: bf00h
		Format: U16
	47:32	Inverse Pixel Value 191
		Default Value: bf00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 191
		Default Value: bf00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 191
		Default Value: bf00h
		Format: U16
766..767	63:48	Forward R-ch Gamma Corrected Value 191
		Default Value: bf00h
		Format: U16
	47:32	Forward Pixel Value 191
		Default Value: bf00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 191
		Default Value: bf00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 191
		Default Value: bf00h
		Format: U16
768..769	63:48	Inverse R-ch Gamma Corrected Value 192
		Default Value: c000h
		Format: U16
	47:32	Inverse Pixel Value 192
		Default Value: c000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 192
		Default Value: c000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 192
		Default Value: c000h
		Format: U16
770..771	63:48	Forward R-ch Gamma Corrected Value 192
		Default Value: c000h
		Format: U16
	47:32	Forward Pixel Value 192
		Default Value: c000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 192
		Default Value: c000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 192
		Default Value: c000h
		Format: U16
772..773	63:48	Inverse R-ch Gamma Corrected Value 193
		Default Value: c100h
		Format: U16
	47:32	Inverse Pixel Value 193
		Default Value: c100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 193
		Default Value: c100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 193
		Default Value: c100h
		Format: U16
774..775	63:48	Forward R-ch Gamma Corrected Value 193
		Default Value: c100h
		Format: U16
	47:32	Forward Pixel Value 193
		Default Value: c100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 193
		Default Value: c100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 193
		Default Value: c100h
		Format: U16
776..777	63:48	Inverse R-ch Gamma Corrected Value 194
		Default Value: c200h
		Format: U16
	47:32	Inverse Pixel Value 194
		Default Value: c200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 194
		Default Value: c200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 194
		Default Value: c200h
		Format: U16
778..779	63:48	Forward R-ch Gamma Corrected Value 194
		Default Value: c200h
		Format: U16
	47:32	Forward Pixel Value 194
		Default Value: c200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 194
		Default Value: c200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 194
		Default Value: c200h
		Format: U16
780..781	63:48	Inverse R-ch Gamma Corrected Value 195
		Default Value: c300h
		Format: U16
	47:32	Inverse Pixel Value 195
		Default Value: c300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 195
		Default Value: c300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 195
		Default Value: c300h
		Format: U16
782..783	63:48	Forward R-ch Gamma Corrected Value 195
		Default Value: c300h
		Format: U16
	47:32	Forward Pixel Value 195
		Default Value: c300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 195
		Default Value: c300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 195
		Default Value: c300h
		Format: U16
784..785	63:48	Inverse R-ch Gamma Corrected Value 196
		Default Value: c400h
		Format: U16
	47:32	Inverse Pixel Value 196
		Default Value: c400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 196
		Default Value: c400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 196
		Default Value: c400h
		Format: U16
786..787	63:48	Forward R-ch Gamma Corrected Value 196
		Default Value: c400h
		Format: U16
	47:32	Forward Pixel Value 196
		Default Value: c400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 196
		Default Value: c400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 196
		Default Value: c400h
		Format: U16
788..789	63:48	Inverse R-ch Gamma Corrected Value 197
		Default Value: c500h
		Format: U16
	47:32	Inverse Pixel Value 197
		Default Value: c500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 197
		Default Value: c500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 197
		Default Value: c500h
		Format: U16
790..791	63:48	Forward R-ch Gamma Corrected Value 197
		Default Value: c500h
		Format: U16
	47:32	Forward Pixel Value 197
		Default Value: c500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 197
		Default Value: c500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 197
		Default Value: c500h
		Format: U16
792..793	63:48	Inverse R-ch Gamma Corrected Value 198
		Default Value: c600h
		Format: U16
	47:32	Inverse Pixel Value 198
		Default Value: c600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 198
		Default Value: c600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 198
		Default Value: c600h
		Format: U16
794..795	63:48	Forward R-ch Gamma Corrected Value 198
		Default Value: c600h
		Format: U16
	47:32	Forward Pixel Value 198
		Default Value: c600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 198
		Default Value: c600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 198
		Default Value: c600h
		Format: U16
796..797	63:48	Inverse R-ch Gamma Corrected Value 199
		Default Value: c700h
		Format: U16
	47:32	Inverse Pixel Value 199
		Default Value: c700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 199
		Default Value: c700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 199
		Default Value: c700h
		Format: U16
798..799	63:48	Forward R-ch Gamma Corrected Value 199
		Default Value: c700h
		Format: U16
	47:32	Forward Pixel Value 199
		Default Value: c700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 199
		Default Value: c700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 199
		Default Value: c700h
		Format: U16
800..801	63:48	Inverse R-ch Gamma Corrected Value 200
		Default Value: c800h
		Format: U16
	47:32	Inverse Pixel Value 200
		Default Value: c800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 200
		Default Value: c800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 200
		Default Value: c800h
		Format: U16
802..803	63:48	Forward R-ch Gamma Corrected Value 200
		Default Value: c800h
		Format: U16
	47:32	Forward Pixel Value 200
		Default Value: c800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 200
		Default Value: c800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 200
		Default Value: c800h
		Format: U16
804..805	63:48	Inverse R-ch Gamma Corrected Value 201
		Default Value: c900h
		Format: U16
	47:32	Inverse Pixel Value 201
		Default Value: c900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 201
		Default Value: c900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 201
		Default Value: c900h
		Format: U16
806..807	63:48	Forward R-ch Gamma Corrected Value 201
		Default Value: c900h
		Format: U16
	47:32	Forward Pixel Value 201
		Default Value: c900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 201
		Default Value: c900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 201
		Default Value: c900h
		Format: U16
808..809	63:48	Inverse R-ch Gamma Corrected Value 202
		Default Value: ca00h
		Format: U16
	47:32	Inverse Pixel Value 202
		Default Value: ca00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 202
		Default Value: ca00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 202
		Default Value: ca00h
		Format: U16
810..811	63:48	Forward R-ch Gamma Corrected Value 202
		Default Value: ca00h
		Format: U16
	47:32	Forward Pixel Value 202
		Default Value: ca00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 202
		Default Value: ca00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 202
		Default Value: ca00h
		Format: U16
812..813	63:48	Inverse R-ch Gamma Corrected Value 203
		Default Value: cb00h
		Format: U16
	47:32	Inverse Pixel Value 203
		Default Value: cb00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 203
		Default Value: cb00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 203
		Default Value: cb00h
		Format: U16
814..815	63:48	Forward R-ch Gamma Corrected Value 203
		Default Value: cb00h
		Format: U16
	47:32	Forward Pixel Value 203
		Default Value: cb00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 203
		Default Value: cb00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 203
		Default Value: cb00h
		Format: U16
816..817	63:48	Inverse R-ch Gamma Corrected Value 204
		Default Value: cc00h
		Format: U16
	47:32	Inverse Pixel Value 204
		Default Value: cc00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 204
		Default Value: cc00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 204
		Default Value: cc00h
		Format: U16
818..819	63:48	Forward R-ch Gamma Corrected Value 204
		Default Value: cc00h
		Format: U16
	47:32	Forward Pixel Value 204
		Default Value: cc00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 204
		Default Value: cc00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 204
		Default Value: cc00h
		Format: U16
820..821	63:48	Inverse R-ch Gamma Corrected Value 205
		Default Value: cd00h
		Format: U16
	47:32	Inverse Pixel Value 205
		Default Value: cd00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 205
		Default Value: cd00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 205
		Default Value: cd00h
		Format: U16
822..823	63:48	Forward R-ch Gamma Corrected Value 205
		Default Value: cd00h
		Format: U16
	47:32	Forward Pixel Value 205
		Default Value: cd00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 205
		Default Value: cd00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 205
		Default Value: cd00h
		Format: U16
824..825	63:48	Inverse R-ch Gamma Corrected Value 206
		Default Value: ce00h
		Format: U16
	47:32	Inverse Pixel Value 206
		Default Value: ce00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 206
		Default Value: ce00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 206
		Default Value: ce00h
		Format: U16
826..827	63:48	Forward R-ch Gamma Corrected Value 206
		Default Value: ce00h
		Format: U16
	47:32	Forward Pixel Value 206
		Default Value: ce00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 206
		Default Value: ce00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 206
		Default Value: ce00h
		Format: U16
828..829	63:48	Inverse R-ch Gamma Corrected Value 207
		Default Value: cf00h
		Format: U16
	47:32	Inverse Pixel Value 207
		Default Value: cf00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 207
		Default Value: cf00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 207
		Default Value: cf00h
		Format: U16
830..831	63:48	Forward R-ch Gamma Corrected Value 207
		Default Value: cf00h
		Format: U16
	47:32	Forward Pixel Value 207
		Default Value: cf00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 207
		Default Value: cf00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 207
		Default Value: cf00h
		Format: U16
832..833	63:48	Inverse R-ch Gamma Corrected Value 208
		Default Value: d000h
		Format: U16
	47:32	Inverse Pixel Value 208
		Default Value: d000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 208
		Default Value: d000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 208
		Default Value: d000h
		Format: U16
834..835	63:48	Forward R-ch Gamma Corrected Value 208
		Default Value: d000h
		Format: U16
	47:32	Forward Pixel Value 208
		Default Value: d000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 208
		Default Value: d000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 208
		Default Value: d000h
		Format: U16
836..837	63:48	Inverse R-ch Gamma Corrected Value 209
		Default Value: d100h
		Format: U16
	47:32	Inverse Pixel Value 209
		Default Value: d100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 209
		Default Value: d100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 209
		Default Value: d100h
		Format: U16
838..839	63:48	Forward R-ch Gamma Corrected Value 209
		Default Value: d100h
		Format: U16
	47:32	Forward Pixel Value 209
		Default Value: d100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 209
		Default Value: d100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 209
		Default Value: d100h
		Format: U16
840..841	63:48	Inverse R-ch Gamma Corrected Value 210
		Default Value: d200h
		Format: U16
	47:32	Inverse Pixel Value 210
		Default Value: d200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 210
		Default Value: d200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 210
		Default Value: d200h
		Format: U16
842..843	63:48	Forward R-ch Gamma Corrected Value 210
		Default Value: d200h
		Format: U16
	47:32	Forward Pixel Value 210
		Default Value: d200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 210
		Default Value: d200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 210
		Default Value: d200h
		Format: U16
844..845	63:48	Inverse R-ch Gamma Corrected Value 211
		Default Value: d300h
		Format: U16
	47:32	Inverse Pixel Value 211
		Default Value: d300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 211
		Default Value: d300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 211
		Default Value: d300h
		Format: U16
846..847	63:48	Forward R-ch Gamma Corrected Value 211
		Default Value: d300h
		Format: U16
	47:32	Forward Pixel Value 211
		Default Value: d300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 211
		Default Value: d300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 211
		Default Value: d300h
		Format: U16
848..849	63:48	Inverse R-ch Gamma Corrected Value 212
		Default Value: d400h
		Format: U16
	47:32	Inverse Pixel Value 212
		Default Value: d400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 212
		Default Value: d400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 212
		Default Value: d400h
		Format: U16
850..851	63:48	Forward R-ch Gamma Corrected Value 212
		Default Value: d400h
		Format: U16
	47:32	Forward Pixel Value 212
		Default Value: d400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 212
		Default Value: d400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 212
		Default Value: d400h
		Format: U16
852..853	63:48	Inverse R-ch Gamma Corrected Value 213
		Default Value: d500h
		Format: U16
	47:32	Inverse Pixel Value 213
		Default Value: d500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 213
		Default Value: d500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 213
		Default Value: d500h
		Format: U16
854..855	63:48	Forward R-ch Gamma Corrected Value 213
		Default Value: d500h
		Format: U16
	47:32	Forward Pixel Value 213
		Default Value: d500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 213
		Default Value: d500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 213
		Default Value: d500h
		Format: U16
856..857	63:48	Inverse R-ch Gamma Corrected Value 214
		Default Value: d600h
		Format: U16
	47:32	Inverse Pixel Value 214
		Default Value: d600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 214
		Default Value: d600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 214
		Default Value: d600h
		Format: U16
858..859	63:48	Forward R-ch Gamma Corrected Value 214
		Default Value: d600h
		Format: U16
	47:32	Forward Pixel Value 214
		Default Value: d600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 214
		Default Value: d600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 214
		Default Value: d600h
		Format: U16
860..861	63:48	Inverse R-ch Gamma Corrected Value 215
		Default Value: d700h
		Format: U16
	47:32	Inverse Pixel Value 215
		Default Value: d700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 215
		Default Value: d700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 215
		Default Value: d700h
		Format: U16
862..863	63:48	Forward R-ch Gamma Corrected Value 215
		Default Value: d700h
		Format: U16
	47:32	Forward Pixel Value 215
		Default Value: d700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 215
		Default Value: d700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 215
		Default Value: d700h
		Format: U16
864..865	63:48	Inverse R-ch Gamma Corrected Value 216
		Default Value: d800h
		Format: U16
	47:32	Inverse Pixel Value 216
		Default Value: d800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 216
		Default Value: d800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 216
		Default Value: d800h
		Format: U16
866..867	63:48	Forward R-ch Gamma Corrected Value 216
		Default Value: d800h
		Format: U16
	47:32	Forward Pixel Value 216
		Default Value: d800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 216
		Default Value: d800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 216
		Default Value: d800h
		Format: U16
868..869	63:48	Inverse R-ch Gamma Corrected Value 217
		Default Value: d900h
		Format: U16
	47:32	Inverse Pixel Value 217
		Default Value: d900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 217
		Default Value: d900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 217
		Default Value: d900h
		Format: U16
870..871	63:48	Forward R-ch Gamma Corrected Value 217
		Default Value: d900h
		Format: U16
	47:32	Forward Pixel Value 217
		Default Value: d900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 217
		Default Value: d900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 217
		Default Value: d900h
		Format: U16
872..873	63:48	Inverse R-ch Gamma Corrected Value 218
		Default Value: da00h
		Format: U16
	47:32	Inverse Pixel Value 218
		Default Value: da00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 218
		Default Value: da00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 218
		Default Value: da00h
		Format: U16
874..875	63:48	Forward R-ch Gamma Corrected Value 218
		Default Value: da00h
		Format: U16
	47:32	Forward Pixel Value 218
		Default Value: da00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 218
		Default Value: da00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 218
		Default Value: da00h
		Format: U16
876..877	63:48	Inverse R-ch Gamma Corrected Value 219
		Default Value: db00h
		Format: U16
	47:32	Inverse Pixel Value 219
		Default Value: db00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 219
		Default Value: db00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 219
		Default Value: db00h
		Format: U16
878..879	63:48	Forward R-ch Gamma Corrected Value 219
		Default Value: db00h
		Format: U16
	47:32	Forward Pixel Value 219
		Default Value: db00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 219
		Default Value: db00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 219
		Default Value: db00h
		Format: U16
880..881	63:48	Inverse R-ch Gamma Corrected Value 220
		Default Value: dc00h
		Format: U16
	47:32	Inverse Pixel Value 220
		Default Value: dc00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 220
		Default Value: dc00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 220
		Default Value: dc00h
		Format: U16
882..883	63:48	Forward R-ch Gamma Corrected Value 220
		Default Value: dc00h
		Format: U16
	47:32	Forward Pixel Value 220
		Default Value: dc00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 220
		Default Value: dc00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 220
		Default Value: dc00h
		Format: U16
884..885	63:48	Inverse R-ch Gamma Corrected Value 221
		Default Value: dd00h
		Format: U16
	47:32	Inverse Pixel Value 221
		Default Value: dd00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 221
		Default Value: dd00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 221
		Default Value: dd00h
		Format: U16
886..887	63:48	Forward R-ch Gamma Corrected Value 221
		Default Value: dd00h
		Format: U16
	47:32	Forward Pixel Value 221
		Default Value: dd00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 221
		Default Value: dd00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 221
		Default Value: dd00h
		Format: U16
888..889	63:48	Inverse R-ch Gamma Corrected Value 222
		Default Value: de00h
		Format: U16
	47:32	Inverse Pixel Value 222
		Default Value: de00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 222
		Default Value: de00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 222
		Default Value: de00h
		Format: U16
890..891	63:48	Forward R-ch Gamma Corrected Value 222
		Default Value: de00h
		Format: U16
	47:32	Forward Pixel Value 222
		Default Value: de00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 222
		Default Value: de00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 222
		Default Value: de00h
		Format: U16
892..893	63:48	Inverse R-ch Gamma Corrected Value 223
		Default Value: df00h
		Format: U16
	47:32	Inverse Pixel Value 223
		Default Value: df00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 223
		Default Value: df00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 223
		Default Value: df00h
		Format: U16
894..895	63:48	Forward R-ch Gamma Corrected Value 223
		Default Value: df00h
		Format: U16
	47:32	Forward Pixel Value 223
		Default Value: df00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 223
		Default Value: df00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 223
		Default Value: df00h
		Format: U16
896..897	63:48	Inverse R-ch Gamma Corrected Value 224
		Default Value: e000h
		Format: U16
	47:32	Inverse Pixel Value 224
		Default Value: e000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 224
		Default Value: e000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 224
		Default Value: e000h
		Format: U16
898..899	63:48	Forward R-ch Gamma Corrected Value 224
		Default Value: e000h
		Format: U16
	47:32	Forward Pixel Value 224
		Default Value: e000h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 224
		Default Value: e000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 224
		Default Value: e000h
		Format: U16
900..901	63:48	Inverse R-ch Gamma Corrected Value 225
		Default Value: e100h
		Format: U16
	47:32	Inverse Pixel Value 225
		Default Value: e100h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 225
		Default Value: e100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 225
		Default Value: e100h
		Format: U16
902..903	63:48	Forward R-ch Gamma Corrected Value 225
		Default Value: e100h
		Format: U16
	47:32	Forward Pixel Value 225
		Default Value: e100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 225
		Default Value: e100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 225
		Default Value: e100h
		Format: U16
904..905	63:48	Inverse R-ch Gamma Corrected Value 226
		Default Value: e200h
		Format: U16
	47:32	Inverse Pixel Value 226
		Default Value: e200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 226
		Default Value: e200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 226
		Default Value: e200h
		Format: U16
906..907	63:48	Forward R-ch Gamma Corrected Value 226
		Default Value: e200h
		Format: U16
	47:32	Forward Pixel Value 226
		Default Value: e200h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 226
		Default Value: e200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 226
		Default Value: e200h
		Format: U16
908..909	63:48	Inverse R-ch Gamma Corrected Value 227
		Default Value: e300h
		Format: U16
	47:32	Inverse Pixel Value 227
		Default Value: e300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 227
		Default Value: e300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 227
		Default Value: e300h
		Format: U16
910..911	63:48	Forward R-ch Gamma Corrected Value 227
		Default Value: e300h
		Format: U16
	47:32	Forward Pixel Value 227
		Default Value: e300h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 227
		Default Value: e300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 227
		Default Value: e300h
		Format: U16
912..913	63:48	Inverse R-ch Gamma Corrected Value 228
		Default Value: e400h
		Format: U16
	47:32	Inverse Pixel Value 228
		Default Value: e400h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 228
		Default Value: e400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 228
		Default Value: e400h
		Format: U16
914..915	63:48	Forward R-ch Gamma Corrected Value 228
		Default Value: e400h
		Format: U16
	47:32	Forward Pixel Value 228
		Default Value: e400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 228
		Default Value: e400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 228
		Default Value: e400h
		Format: U16
916..917	63:48	Inverse R-ch Gamma Corrected Value 229
		Default Value: e500h
		Format: U16
	47:32	Inverse Pixel Value 229
		Default Value: e500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 229
		Default Value: e500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 229
		Default Value: e500h
		Format: U16
918..919	63:48	Forward R-ch Gamma Corrected Value 229
		Default Value: e500h
		Format: U16
	47:32	Forward Pixel Value 229
		Default Value: e500h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 229
		Default Value: e500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 229
		Default Value: e500h
		Format: U16
920..921	63:48	Inverse R-ch Gamma Corrected Value 230
		Default Value: e600h
		Format: U16
	47:32	Inverse Pixel Value 230
		Default Value: e600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 230
		Default Value: e600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 230
		Default Value: e600h
		Format: U16
922..923	63:48	Forward R-ch Gamma Corrected Value 230
		Default Value: e600h
		Format: U16
	47:32	Forward Pixel Value 230
		Default Value: e600h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 230
		Default Value: e600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 230
		Default Value: e600h
		Format: U16
924..925	63:48	Inverse R-ch Gamma Corrected Value 231
		Default Value: e700h
		Format: U16
	47:32	Inverse Pixel Value 231
		Default Value: e700h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 231
		Default Value: e700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 231
		Default Value: e700h
		Format: U16
926..927	63:48	Forward R-ch Gamma Corrected Value 231
		Default Value: e700h
		Format: U16
	47:32	Forward Pixel Value 231
		Default Value: e700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 231
		Default Value: e700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 231
		Default Value: e700h
		Format: U16
928..929	63:48	Inverse R-ch Gamma Corrected Value 232
		Default Value: e800h
		Format: U16
	47:32	Inverse Pixel Value 232
		Default Value: e800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 232
		Default Value: e800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 232
		Default Value: e800h
		Format: U16
930..931	63:48	Forward R-ch Gamma Corrected Value 232
		Default Value: e800h
		Format: U16
	47:32	Forward Pixel Value 232
		Default Value: e800h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 232
		Default Value: e800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 232
		Default Value: e800h
		Format: U16
932..933	63:48	Inverse R-ch Gamma Corrected Value 233
		Default Value: e900h
		Format: U16
	47:32	Inverse Pixel Value 233
		Default Value: e900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 233
		Default Value: e900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 233
		Default Value: e900h
		Format: U16
934..935	63:48	Forward R-ch Gamma Corrected Value 233
		Default Value: e900h
		Format: U16
	47:32	Forward Pixel Value 233
		Default Value: e900h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 233
		Default Value: e900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 233
		Default Value: e900h
		Format: U16
936..937	63:48	Inverse R-ch Gamma Corrected Value 234
		Default Value: ea00h
		Format: U16
	47:32	Inverse Pixel Value 234
		Default Value: ea00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 234
		Default Value: ea00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 234
		Default Value: ea00h
		Format: U16
938..939	63:48	Forward R-ch Gamma Corrected Value 234
		Default Value: ea00h
		Format: U16
	47:32	Forward Pixel Value 234
		Default Value: ea00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 234
		Default Value: ea00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 234
		Default Value: ea00h
		Format: U16
940..941	63:48	Inverse R-ch Gamma Corrected Value 235
		Default Value: eb00h
		Format: U16
	47:32	Inverse Pixel Value 235
		Default Value: eb00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 235
		Default Value: eb00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 235
		Default Value: eb00h
		Format: U16
942..943	63:48	Forward R-ch Gamma Corrected Value 235
		Default Value: eb00h
		Format: U16
	47:32	Forward Pixel Value 235
		Default Value: eb00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 235
		Default Value: eb00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 235
		Default Value: eb00h
		Format: U16
944..945	63:48	Inverse R-ch Gamma Corrected Value 236
		Default Value: ec00h
		Format: U16
	47:32	Inverse Pixel Value 236
		Default Value: ec00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 236
		Default Value: ec00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 236
		Default Value: ec00h
		Format: U16
946..947	63:48	Forward R-ch Gamma Corrected Value 236
		Default Value: ec00h
		Format: U16
	47:32	Forward Pixel Value 236
		Default Value: ec00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 236
		Default Value: ec00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 236
		Default Value: ec00h
		Format: U16
948..949	63:48	Inverse R-ch Gamma Corrected Value 237
		Default Value: ed00h
		Format: U16
	47:32	Inverse Pixel Value 237
		Default Value: ed00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 237
		Default Value: ed00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 237
		Default Value: ed00h
		Format: U16
950..951	63:48	Forward R-ch Gamma Corrected Value 237
		Default Value: ed00h
		Format: U16
	47:32	Forward Pixel Value 237
		Default Value: ed00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 237
		Default Value: ed00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 237
		Default Value: ed00h
		Format: U16
952..953	63:48	Inverse R-ch Gamma Corrected Value 238
		Default Value: ee00h
		Format: U16
	47:32	Inverse Pixel Value 238
		Default Value: ee00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 238
		Default Value: ee00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 238
		Default Value: ee00h
		Format: U16
954..955	63:48	Forward R-ch Gamma Corrected Value 238
		Default Value: ee00h
		Format: U16
	47:32	Forward Pixel Value 238
		Default Value: ee00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 238
		Default Value: ee00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 238
		Default Value: ee00h
		Format: U16
956..957	63:48	Inverse R-ch Gamma Corrected Value 239
		Default Value: ef00h
		Format: U16
	47:32	Inverse Pixel Value 239
		Default Value: ef00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 239
		Default Value: ef00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 239
		Default Value: ef00h
		Format: U16
958..959	63:48	Forward R-ch Gamma Corrected Value 239
		Default Value: ef00h
		Format: U16
	47:32	Forward Pixel Value 239
		Default Value: ef00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 239
		Default Value: ef00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 239
		Default Value: ef00h
		Format: U16
960..961	63:48	Inverse R-ch Gamma Corrected Value 240
		Default Value: f000h
		Format: U16
	47:32	Inverse Pixel Value 240
		Default Value: f000h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 240
		Default Value: f000h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 240
		Default Value: f000h
		Format: U16
962..963	63:48	Forward R-ch Gamma Corrected Value 240
		Default Value: f000h
		Format: U16
	47:32	Forward Pixel Value 240
		Default Value: f000h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 240
		Default Value: f000h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 240
		Default Value: f000h
		Format: U16
964..965	63:48	Inverse R-ch Gamma Corrected Value 241
		Default Value: f100h
		Format: U16
	47:32	Inverse Pixel Value 241
		Default Value: f100h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 241
		Default Value: f100h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 241
		Default Value: f100h
		Format: U16
966..967	63:48	Forward R-ch Gamma Corrected Value 241
		Default Value: f100h
		Format: U16
	47:32	Forward Pixel Value 241
		Default Value: f100h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 241
		Default Value: f100h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 241
		Default Value: f100h
		Format: U16
968..969	63:48	Inverse R-ch Gamma Corrected Value 242
		Default Value: f200h
		Format: U16
	47:32	Inverse Pixel Value 242
		Default Value: f200h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 242
		Default Value: f200h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 242
		Default Value: f200h
		Format: U16
970..971	63:48	Forward R-ch Gamma Corrected Value 242
		Default Value: f200h
		Format: U16
	47:32	Forward Pixel Value 242
		Default Value: f200h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 242
		Default Value: f200h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 242
		Default Value: f200h
		Format: U16
972..973	63:48	Inverse R-ch Gamma Corrected Value 243
		Default Value: f300h
		Format: U16
	47:32	Inverse Pixel Value 243
		Default Value: f300h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 243
		Default Value: f300h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 243
		Default Value: f300h
		Format: U16
974..975	63:48	Forward R-ch Gamma Corrected Value 243
		Default Value: f300h
		Format: U16
	47:32	Forward Pixel Value 243
		Default Value: f300h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 243
		Default Value: f300h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 243
		Default Value: f300h
		Format: U16
976..977	63:48	Inverse R-ch Gamma Corrected Value 244
		Default Value: f400h
		Format: U16
	47:32	Inverse Pixel Value 244
		Default Value: f400h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 244
		Default Value: f400h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 244
		Default Value: f400h
		Format: U16
978..979	63:48	Forward R-ch Gamma Corrected Value 244
		Default Value: f400h
		Format: U16
	47:32	Forward Pixel Value 244
		Default Value: f400h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 244
		Default Value: f400h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 244
		Default Value: f400h
		Format: U16
980..981	63:48	Inverse R-ch Gamma Corrected Value 245
		Default Value: f500h
		Format: U16
	47:32	Inverse Pixel Value 245
		Default Value: f500h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 245
		Default Value: f500h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 245
		Default Value: f500h
		Format: U16
982..983	63:48	Forward R-ch Gamma Corrected Value 245
		Default Value: f500h
		Format: U16
	47:32	Forward Pixel Value 245
		Default Value: f500h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 245
		Default Value: f500h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 245
		Default Value: f500h
		Format: U16
984..985	63:48	Inverse R-ch Gamma Corrected Value 246
		Default Value: f600h
		Format: U16
	47:32	Inverse Pixel Value 246
		Default Value: f600h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 246
		Default Value: f600h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 246
		Default Value: f600h
		Format: U16
986..987	63:48	Forward R-ch Gamma Corrected Value 246
		Default Value: f600h
		Format: U16
	47:32	Forward Pixel Value 246
		Default Value: f600h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 246
		Default Value: f600h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 246
		Default Value: f600h
		Format: U16
988..989	63:48	Inverse R-ch Gamma Corrected Value 247
		Default Value: f700h
		Format: U16
	47:32	Inverse Pixel Value 247
		Default Value: f700h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 247
		Default Value: f700h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 247
		Default Value: f700h
		Format: U16
990..991	63:48	Forward R-ch Gamma Corrected Value 247
		Default Value: f700h
		Format: U16
	47:32	Forward Pixel Value 247
		Default Value: f700h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 247
		Default Value: f700h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 247
		Default Value: f700h
		Format: U16
992..993	63:48	Inverse R-ch Gamma Corrected Value 248
		Default Value: f800h
		Format: U16
	47:32	Inverse Pixel Value 248
		Default Value: f800h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 248
		Default Value: f800h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 248
		Default Value: f800h
		Format: U16
994..995	63:48	Forward R-ch Gamma Corrected Value 248
		Default Value: f800h
		Format: U16
	47:32	Forward Pixel Value 248
		Default Value: f800h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 248
		Default Value: f800h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 248
		Default Value: f800h
		Format: U16
996..997	63:48	Inverse R-ch Gamma Corrected Value 249
		Default Value: f900h
		Format: U16
	47:32	Inverse Pixel Value 249
		Default Value: f900h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 249
		Default Value: f900h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 249
		Default Value: f900h
		Format: U16
998..999	63:48	Forward R-ch Gamma Corrected Value 249
		Default Value: f900h
		Format: U16
	47:32	Forward Pixel Value 249
		Default Value: f900h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 249
		Default Value: f900h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 249
		Default Value: f900h
		Format: U16
1000..1001	63:48	Inverse R-ch Gamma Corrected Value 250
		Default Value: fa00h
		Format: U16
	47:32	Inverse Pixel Value 250
		Default Value: fa00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 250
		Default Value: fa00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 250
		Default Value: fa00h
		Format: U16
1002..1003	63:48	Forward R-ch Gamma Corrected Value 250
		Default Value: fa00h
		Format: U16
	47:32	Forward Pixel Value 250
		Default Value: fa00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 250
		Default Value: fa00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 250
		Default Value: fa00h
		Format: U16
1004..1005	63:48	Inverse R-ch Gamma Corrected Value 251
		Default Value: fb00h
		Format: U16
	47:32	Inverse Pixel Value 251
		Default Value: fb00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 251
		Default Value: fb00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 251
		Default Value: fb00h
		Format: U16
1006..1007	63:48	Forward R-ch Gamma Corrected Value 251
		Default Value: fb00h
		Format: U16
	47:32	Forward Pixel Value 251
		Default Value: fb00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 251
		Default Value: fb00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 251
		Default Value: fb00h
		Format: U16
1008..1009	63:48	Inverse R-ch Gamma Corrected Value 252
		Default Value: fc00h
		Format: U16
	47:32	Inverse Pixel Value 252
		Default Value: fc00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 252
		Default Value: fc00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 252
		Default Value: fc00h
		Format: U16
1010..1011	63:48	Forward R-ch Gamma Corrected Value 252
		Default Value: fc00h
		Format: U16
	47:32	Forward Pixel Value 252
		Default Value: fc00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 252
		Default Value: fc00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 252
		Default Value: fc00h
		Format: U16
1012..1013	63:48	Inverse R-ch Gamma Corrected Value 253
		Default Value: fd00h
		Format: U16
	47:32	Inverse Pixel Value 253
		Default Value: fd00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Inverse B-ch Gamma Corrected Value 253
		Default Value: fd00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 253
		Default Value: fd00h
		Format: U16
1014..1015	63:48	Forward R-ch Gamma Corrected Value 253
		Default Value: fd00h
		Format: U16
	47:32	Forward Pixel Value 253
		Default Value: fd00h
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 253
		Default Value: fd00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 253
		Default Value: fd00h
		Format: U16
1016..1017	63:48	Inverse R-ch Gamma Corrected Value 254
		Default Value: fe00h
		Format: U16
	47:32	Inverse Pixel Value 254
		Default Value: fe00h
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 254
		Default Value: fe00h
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 254
		Default Value: fe00h
		Format: U16
1018..1019	63:48	Forward R-ch Gamma Corrected Value 254
		Default Value: fe00h
		Format: U16
	47:32	Forward Pixel Value 254
		Default Value: fe00h
		Format: U16

Gamut_Expansion_Gamma_Correction

	31:16	Forward B-ch Gamma Corrected Value 254
		Default Value: fe00h
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 254
		Default Value: fe00h
		Format: U16
1020..1021	63:48	Inverse R-ch Gamma Corrected Value 255
		Default Value: fffffh
		Format: U16
	47:32	Inverse Pixel Value 255
		Default Value: fffffh
		Format: U16
	31:16	Inverse B-ch Gamma Corrected Value 255
		Default Value: fffffh
		Format: U16
	15:0	Inverse G-ch Gamma Corrected Value 255
		Default Value: fffffh
		Format: U16
1022..1023	63:48	Forward R-ch Gamma Corrected Value 255
		Default Value: fffffh
		Format: U16
	47:32	Forward Pixel Value 255
		Default Value: fffffh
		Format: U16
	31:16	Forward B-ch Gamma Corrected Value 255
		Default Value: fffffh
		Format: U16
	15:0	Forward G-ch Gamma Corrected Value 255
		Default Value: fffffh
		Format: U16

GGTT Entry

GGTT_ENTRY - GGTT Entry			
DWord	Bit	Description	
0	63:54	Reserved	
	53	Reserved	
	52	Reserved	
		Access:	RO
		Format:	MBZ
	51:46	Reserved	
	45:12	Address Physical address of 4KB memory page referenced by this entry.	
	11:2	Function Number When HW Graphics Virtualization (SRIOV) is enabled, this field is the number of the Function (VF) to which this page has been assigned. The Function number must be less than or equal to the value of the Num VF register in the SRIOV Capability structure. When HW Graphics Virtualization is not enabled, this field is ignored.	
	1	Device Memory Indicates the page is allocated in Device Memory instead of System Memory. This field is ignored in configurations that do not allocate Device Memory. Support only 64K page Local Memory allocations. Therefore, 16 (aligned) consecutive GGTT entries must be programmed as 16 consecutive 4KB pages and DM='1 and with the same Function number. Each of these 16 entries have GPA/LMEM[15:12] as the 4KB page offset within the 64KB page.	
	0	Present When set to 1, indicates that this Entry is Valid, and the corresponding page is Present in physical memory	

GPGPU_R0 Payload

GPGPU_R0 - GPGPU_R0 Payload						
DWord	Bit	Description				
0	31:6	Indirect Data Start Address <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Indirect data address from COMPUTE_WALKER Indirect Data Start Address.</p>	Format:	GraphicsAddress[31:6]		
Format:	GraphicsAddress[31:6]					
	5:2	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	1	Inline parameter <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Inline data from COMPUTE_WALKER Inline Data copied to next GRF after the Local ID parameters. Since the Local ID parameters are optional, this could be in R1, R2, R3, or R4.</p>	Format:	Enable		
Format:	Enable					
	0	Local ID <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If COMPUTE_WALKER emits the Local ID, then those values are placed in GRF after R0. R1 = Local.X, R2 = Local.Y, R3 = Local.Z.</p>	Format:	Enable		
Format:	Enable					
1	31:0	Thread Group ID X <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>X index for this thread group. Value is less than COMPUTE_WALKER Thread Group ID X Dimension.</p>	Format:	U32		
Format:	U32					
2	31:24	Number of Threads in Thread Group <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Threadgroup size from COMPUTE_WALKER Interface Descriptor Number of Threads in GPGPU Thread Group.</p>	Format:	U8		
Format:	U8					
	23:15	Reserved				
	14:11	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	10	Reserved				
	9	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

GPGPU_R0 - GPGPU_R0 Payload

	8	Barrier Enable				
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Specifies if any barriers were allocated for this threadgroup.</p>	Format:	Enable		
Format:	Enable					
	7:0	Thread ID in Thread Group				
		<table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Thread instance number for this thread group. Value is less than Number of Threads in Thread Group.</p>	Format:	U8		
Format:	U8					
Sample State Pointer						
3	31:5	<table border="1"> <tr> <td>Format:</td> <td>DynamicStateOffset[31:5]SAMPLER_STATE</td> </tr> </table> <p>Sample state pointer from COMPUTE_WALKER Interface Descriptor.</p>	Format:	DynamicStateOffset[31:5]SAMPLER_STATE		
Format:	DynamicStateOffset[31:5]SAMPLER_STATE					
4:0	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
Reserved						
4	31:21	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
20:5	<table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[20:5]SW Generated BINDING_TABLE_STATE*256</td> </tr> </table> <p>Binding table pointer from COMPUTE_WALKER Interface Descriptor.</p>	Format:	SurfaceStateOffset[20:5]SW Generated BINDING_TABLE_STATE*256			
Format:	SurfaceStateOffset[20:5]SW Generated BINDING_TABLE_STATE*256					
4:0	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
Scratch Space Buffer						
5	31:10	<table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[27:6]</td> </tr> </table> <p>Surface State used for Scratch Space Buffer for this thread. Specified in COMPUTE_WALKER Interface Descriptor.</p>	Format:	SurfaceStateOffset[27:6]		
Format:	SurfaceStateOffset[27:6]					
9:0	<table border="1"> <tr> <td>Format:</td> <td>U10</td> </tr> </table> <p>HW generated thread tracker ID. Value is a temporary unique ID for this thread in this subslice. Threads running in other subslices may have this same tracker ID.</p>	Format:	U10			
Format:	U10					
Thread Group ID Y						
6	31:0	<table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Y index for this thread group. Value is less than COMPUTE_WALKER Thread Group ID Y Dimension.</p>	Format:	U32		
Format:	U32					
31:0	<table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Z index for this thread group. Value is less than COMPUTE_WALKER Thread Group ID Z Dimension.</p>	Format:	U32			
Format:	U32					

GPGPU_R1 BTD Payload

GPGPU_R1_BTD - GPGPU_R1 BTD Payload			
Size (in bits): 256 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
BTD Mode thread dispatches from COMPUTE_WALKER allocate a BTD Stack for every SIMT lane in the thread. The value is valid when the corresponding thread dispatch execution mask is set			
DWord	Bit	Description	
0..7	255:0	BTD Stack ID Format:	U16[16]



GPGPU Inline Data Payload

GPGPU_INLINE_DATA - GPGPU Inline Data Payload			
The GRF payload format of the COMPUTE_WALKER Inline Data.			
DWord	Bit	Description	
0..7	255:0	Dword Format:	U32[8]

GPGPU Local ID Payload

GPGPU_LOCALID - GPGPU Local ID Payload		
DWord	Bit	Description
0..7	255:0	Local ID Format: U16[16]
Programming Notes: SIMD8 and SIMD16 local ID payloads are stored in a single GRF for each X/Y/Z dimension. SIMD32 thread dispatch Local ID payloads are stored in a pair of GRF, the first is the lower 16 local id and the second is the upper 16 local id.		

GraphicsAddress63-0

GA63_0 - GraphicsAddress63-0			
Size (in bits): 64 Default Value: 0x00000000, 0x00000000			
DWord	Bit	Description	
0..1	63:57	Reserved	
	Access:	RO	
	Format:	MBZ	
	56:48	Reserved	
	Access:	RO	
	Format:	MBZ	
	47:0	GraphicsAddress47-0	
	Format:	VIRTUAL_ADDR[47:0]	

GTC Interrupt Bit Definition

GTC Interrupt Bit Definition						
DWord	Bit	Description				
0	31	GTC Lock Loss GTC has lost lock with a remote GTC sink. The difference between the local and remote GTC has exceeded programmed threshold.				
30:22	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
21	GTC Aux Rx Error USBC6	An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.				
20	GTC Update Complete USBC6	A hardware initiated GTC update has completed with a sink attached to this port.				
19	GTC Aux Rx Error USBC5	An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.				
18	GTC Update Complete USBC5	A hardware initiated GTC update has completed with a sink attached to this port.				
17	GTC Aux Rx Error USBC4	An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.				
16	GTC Update Complete USBC4	A hardware initiated GTC update has completed with a sink attached to this port.				
15	GTC Aux Rx Error USBC3	An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.				
14	GTC Update Complete USBC3	A hardware initiated GTC update has completed with a sink attached to this port.				
13	GTC Aux Rx Error USBC2	An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.				
12	GTC Update Complete USBC2	A hardware initiated GTC update has completed with a sink attached to this port.				
11	GTC Aux Rx Error USBC1	An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.				
10	GTC Update Complete USBC1	A hardware initiated GTC update has completed with a sink attached to this port.				
9:6	Reserved	<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

GTC Interrupt Bit Definition

	GTC Aux Rx Error DDIC An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.
5	GTC Update Complete DDIC A hardware initiated GTC update has completed with a sink attached to this port.
4	GTC Aux Rx Error DDIB An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.
3	GTC Update Complete DDIB A hardware initiated GTC update has completed with a sink attached to this port.
2	GTC Aux Rx Error DDIA An aux channel error occurred during GTC transfer with remote GTC sink attached to this port.
1	GTC Update Complete DDIA A hardware initiated GTC update has completed with a sink attached to this port.
0	

GTPM Interrupt Vector

GTPM_INTR_VEC - GTPM Interrupt Vector						
DWord	Bit	Description				
0	15:14	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	13	Unslice Frequency Control Up Interrupt This interrupt is no longer used				
	12	Unslice Frequency Control Down Interrupt This interrupt is no longer used				
	11	NFADFL Frequency Up Interrupt This interrupt is no longer used				
	10	NFADFL Frequency Down Interrupt This interrupt is no longer used				
	9	ARAT Interrupt Always Running Apic Timer Interrupt. This interrupt is sent by GPM to GuCmicro-controller (for scheduling purposes). Host SW does not require this interrupt (so this interrupt is not sent to G-unit).				
	8	GTPM Engines Idle Interrupt				
	7	GTPM Uncore to Core Trap Interrupt				
	6	GTPM Render Frequency Downwards Timeout During RC6 Interrupt This interrupt is no longer used				
	5	GTPM Render P-State Up Threshold Interrupt This interrupt is no longer used				
	4	GTPM Render P-State Down Threshold Interrupt This interrupt is no longer used				
	3	Spare 3 This interrupt is no longer used				
	2	GTPM Render Geyserville Up Evaluation Interval Interrupt This interrupt is no longer used				
	1	GTPM Render Geyserville Down Evaluation Interval Interrupt This interrupt is no longer used				
	0	Reserved				

GUC Interrupt Vector

GUC_INTR_VEC - GUC Interrupt Vector		
DWord	Bit	Description
0	15	GUC Interrupt to Host
	14	GUC Execution Error
	13	GUC Display Event Received
	12	GUC Semaphore Signaled
	11	IOMMU Sent Message to GUC
	10	GUC Doorbell Rang
	9	GUC DMA Done
	8	GUC Fatal Error
	7	GUC Notification Error
	6	GUC SW interrupt 6
	5	GUC SW interrupt 5
	4	GUC SW interrupt 4
	3	GUC SW interrupt 3
	2	GUC SW interrupt 2
	1	GUC SW interrupt 1
	0	GUC SW interrupt 0

G-Unit Interrupt Vector

GUNIT_INTR_VEC - G-Unit Interrupt Vector				
DWord	Bit	Description		
0	15:8	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
7	Function Level Reset Request For Virtual Function 7			
6	Function Level Reset Request For Virtual Function 6			
5	Function Level Reset Request For Virtual Function 5			
4	Function Level Reset Request For Virtual Function 4			
3	Function Level Reset Request For Virtual Function 3			
2	Function Level Reset Request For Virtual Function 2			
1	Function Level Reset Request For Virtual Function 1			
0	Function Level Reset Request For Virtual Function 0 (Physical Function)			

Half Precision Dual Source SIMD8 Message Data Payload Register

MDPR_DSH SIMD8 - Half Precision Dual Source SIMD8 Message Data Payload Register				
DWord	Bit	Description		
0	31:16	Src0 Data1 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 1 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Src0 Data0 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 0 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
1	31:16	Src0 Data3 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 3 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Src0 Data2 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 2 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
2	31:16	Src0 Data5 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 5 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Src0 Data4 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 4 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
3	31:16	Src0 Data7 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 7 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Src0 Data6 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 0 slot 6 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
4	31:16	Src1 Data1 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 1 slot 1 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Src1 Data0 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the source 1 slot 0 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			

MDPR_DSH SIMD8 - Half Precision Dual Source SIMD8 Message Data Payload Register

5	31:16	Src1 Data3
		<table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT16</td></tr> </table> <p>Specifies the source 1 slot 3 data in this payload register</p>
Format:	IEEE_FLOAT16	
6	15:0	Src1 Data2
		<table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT16</td></tr> </table> <p>Specifies the source 1 slot 2 data in this payload register</p>
Format:	IEEE_FLOAT16	
7	31:16	Src1 Data5
		<table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT16</td></tr> </table> <p>Specifies the source 1 slot 5 data in this payload register</p>
Format:	IEEE_FLOAT16	
7	15:0	Src1 Data4
		<table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT16</td></tr> </table> <p>Specifies the source 1 slot 4 data in this payload register</p>
Format:	IEEE_FLOAT16	
	31:16	Src1 Data7
		<table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT16</td></tr> </table> <p>Specifies the source 1 slot 7 data in this payload register</p>
Format:	IEEE_FLOAT16	
	15:0	Src1 Data6
		<table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT16</td></tr> </table> <p>Specifies the source 1 slot 6 data in this payload register</p>
Format:	IEEE_FLOAT16	



Half Precision OM Replicated SIMD16 Render Target Data Payload

MDP_RTWH_M16REP - Half Precision OM Replicated SIMD16 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [15:0] oMask
1.0-1.7	255:0	RGBA Format: MDPR_H_RGBA RGBA for all slots [15:0]

Half Precision OM S0A SIMD8 Render Target Data Payload

MDP_RTWH_MA8 - Half Precision OM S0A SIMD8 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source 0 Alpha</td></tr> </table>	Format:	MDPR_H_SIMD8	Slots [7:0] Source 0 Alpha	
Format:	MDPR_H_SIMD8					
Slots [7:0] Source 0 Alpha						
1.0-1.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> <tr> <td colspan="2">Slots [7:0] oMask. Upper half ignored.</td></tr> </table>	Format:	MDPR_OMASK	Slots [7:0] oMask. Upper half ignored.	
Format:	MDPR_OMASK					
Slots [7:0] oMask. Upper half ignored.						
2.0-2.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDPR_H_SIMD8	Slots [7:0] Red	
Format:	MDPR_H_SIMD8					
Slots [7:0] Red						
3.0-3.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDPR_H_SIMD8	Slots [7:0] Green	
Format:	MDPR_H_SIMD8					
Slots [7:0] Green						
4.0-4.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Blue</td></tr> </table>	Format:	MDPR_H_SIMD8	Slots [7:0] Blue	
Format:	MDPR_H_SIMD8					
Slots [7:0] Blue						
5.0-5.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Alpha</td></tr> </table>	Format:	MDPR_H_SIMD8	Slots [7:0] Alpha	
Format:	MDPR_H_SIMD8					
Slots [7:0] Alpha						

Half Precision OM S0A SIMD16 Render Target Data Payload

MDP_RTWH_MA16 - Half Precision OM S0A SIMD16 Render Target Data Payload				
Size (in bits): 1536				
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Source 0 Alpha	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
1.0-1.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
2.0-2.7	255:0	Red[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Red	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
3.0-3.7	255:0	Green[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Green	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
4.0-4.7	255:0	Blue[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Blue	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
5.0-5.7	255:0	Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Alpha	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			

Half Precision OM SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_M8DS - Half Precision OM SIMD8 Dual Source Render Target Data Payload

Size (in bits):	1280	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.
1.0-1.7	255:0	Red Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Red
2.0-2.7	255:0	Green Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Green
3.0-3.7	255:0	Blue Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Blue
4.0-4.7	255:0	Alpha Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Alpha



Half Precision OM SIMD8 Render Target Data Payload

MDP_RTWH_M8 - Half Precision OM SIMD8 Render Target Data Payload

Size (in bits):	1280	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
1.0-1.7	255:0	Red Format: MDPR_H SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDPR_H SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDPR_H SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDPR_H SIMD8 Slots [7:0] Alpha

Half Precision OM SIMD16 Render Target Data Payload

MDP_RTWL_M16 - Half Precision OM SIMD16 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [15:0] oMask
1.0-1.7	255:0	Red[15:0] Format: MDPR_H SIMD16 Slots [15:0] Red
2.0-2.7	255:0	Green[15:0] Format: MDPR_H SIMD16 Slots [15:0] Green
3.0-3.7	255:0	Blue[15:0] Format: MDPR_H SIMD16 Slots [15:0] Blue
4.0-4.7	255:0	Alpha[15:0] Format: MDPR_H SIMD16 Slots [15:0] Alpha

Half Precision OS OM S0A SIMD8 Render Target Data Payload

MDP_RTWH_SMA8 - Half Precision OS OM S0A SIMD8 Render Target Data Payload

Size (in bits):	1792			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> Slots [7:0] Source 0 Alpha	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
1.0-1.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [7:0] oMask. Upper half ignored.	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
2.0-2.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> Slots [7:0] Red	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
3.0-3.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> Slots [7:0] Green	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
4.0-4.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> Slots [7:0] Blue	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
5.0-5.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> Slots [7:0] Alpha	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
6.0-6.7	255:0	Stencil <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> Slots [7:0] Stencil	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

Half Precision OS OM SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_SM8DS - Half Precision OS OM SIMD8 Dual Source Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Red</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Green</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Blue</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Alpha</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
5.0-5.7	255:0	<p>Stencil</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> <p>Slots [7:0] or [15:8] of Stencil</p>	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

Half Precision OS OM SIMD8 Render Target Data Payload

MDP_RTWH_SM8 - Half Precision OS OM SIMD8 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>Slots [7:0] oMask. Upper half ignored.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> <p>Slots [7:0] Red</p>	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> <p>Slots [7:0] Green</p>	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> <p>Slots [7:0] Blue</p>	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> <p>Slots [7:0] Alpha</p>	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
5.0-5.7	255:0	<p>Stencil</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> <p>Slots [7:0] Stencil</p>	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

Half Precision OS S0A SIMD8 Render Target Data Payload

MDP_RTW _H _SA8 - Half Precision OS S0A SIMD8 Render Target Data Payload		
Size (in bits): 1536 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDPR_H_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	Red Format: MDPR_H_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDPR_H_SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDPR_H_SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDPR_H_SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil



Half Precision OS SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_S8DS - Half Precision OS SIMD8 Dual Source Render Target Data Payload

Size (in bits):	1280	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	Red Format: MDPR_DSH SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Red
1.0-1.7	255:0	Green Format: MDPR_DSH SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Green
2.0-2.7	255:0	Blue Format: MDPR_DSH SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Blue
3.0-3.7	255:0	Alpha Format: MDPR_DSH SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Alpha
4.0-4.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] or [15:8] of Stencil

Half Precision OS SIMD8 Render Target Data Payload

MDP_RTWH_S8 - Half Precision OS SIMD8 Render Target Data Payload

Size (in bits):	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0.0-0.7	255:0	Red	
		Format:	MDPR_H SIMD8
		Slots [7:0] Red	
1.0-1.7	255:0	Green	
		Format:	MDPR_H SIMD8
		Slots [7:0] Green	
2.0-2.7	255:0	Blue	
		Format:	MDPR_H SIMD8
		Slots [7:0] Blue	
3.0-3.7	255:0	Alpha	
		Format:	MDPR_H SIMD8
		Slots [7:0] Alpha	
4.0-4.7	255:0	Stencil	
		Format:	MDPR_STENCIL
		Slots [7:0] Stencil	

Half Precision OS SZ OM SOA SIMD8 Render Target Data Payload

MDP_RTWH_SZMA8 - Half Precision OS SZ OM SOA SIMD8 Render Target Data Payload

Size (in bits):	2048	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDPR_H SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
2.0-2.7	255:0	Red Format: MDPR_H SIMD8 Slots [7:0] Red
3.0-3.7	255:0	Green Format: MDPR_H SIMD8 Slots [7:0] Green
4.0-4.7	255:0	Blue Format: MDPR_H SIMD8 Slots [7:0] Blue
5.0-5.7	255:0	Alpha Format: MDPR_H SIMD8 Slots [7:0] Alpha
6.0-6.7	255:0	Source Depth Format: MDP_DW SIMD8 Slots [7:0] Source Depth
7.0-7.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil

Half Precision OS SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTWL_SZM8DS - Half Precision OS SZ OM SIMD8 Dual Source Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Red</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Green</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Blue</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Alpha</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
5.0-5.7	255:0	<p>Source Depth</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> <p>Slots [7:0] or [15:8] of Source Depth</p>	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
6.0-6.7	255:0	<p>Stencil</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> <p>Slots [7:0] or [15:8] of Stencil</p>	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

Half Precision OS SZ OM SIMD8 Render Target Data Payload

MDP_RTWH_SZM8 - Half Precision OS SZ OM SIMD8 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>Slots [7:0] oMask. Upper half ignored.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> <p>Slots [7:0] Red</p>	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> <p>Slots [7:0] Green</p>	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> <p>Slots [7:0] Blue</p>	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_SIMD8</td> </tr> </table> <p>Slots [7:0] Alpha</p>	Format:	MDPR_H_SIMD8
Format:	MDPR_H_SIMD8			
5.0-5.7	255:0	<p>Source Depth</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Source Depth</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
6.0-6.7	255:0	<p>Stencil</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> <p>Slots [7:0] Stencil</p>	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

Half Precision OS SZ S0A SIMD8 Render Target Data Payload

MDP_RTWH_SZA8 - Half Precision OS SZ S0A SIMD8 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source 0 Alpha</td></tr> </table>	Format:	MDPR_H SIMD8	Slots [7:0] Source 0 Alpha	
Format:	MDPR_H SIMD8					
Slots [7:0] Source 0 Alpha						
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDPR_H SIMD8	Slots [7:0] Red	
Format:	MDPR_H SIMD8					
Slots [7:0] Red						
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDPR_H SIMD8	Slots [7:0] Green	
Format:	MDPR_H SIMD8					
Slots [7:0] Green						
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Blue</td></tr> </table>	Format:	MDPR_H SIMD8	Slots [7:0] Blue	
Format:	MDPR_H SIMD8					
Slots [7:0] Blue						
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Alpha</td></tr> </table>	Format:	MDPR_H SIMD8	Slots [7:0] Alpha	
Format:	MDPR_H SIMD8					
Slots [7:0] Alpha						
5.0-5.7	255:0	Source Depth <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source Depth</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Source Depth	
Format:	MDP_DW SIMD8					
Slots [7:0] Source Depth						
6.0-6.7	255:0	Stencil <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> <tr> <td colspan="2">Slots [7:0] Stencil</td></tr> </table>	Format:	MDPR_STENCIL	Slots [7:0] Stencil	
Format:	MDPR_STENCIL					
Slots [7:0] Stencil						



Half Precision OS SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_SZ8DS - Half Precision OS SZ SIMD8 Dual Source Render Target Data Payload

Size (in bits):	1536		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0.0-0.7	255:0	Red	
		Format:	MDPR_DSH SIMD8
		Slots[7:0] or [15:8] of Src0 and Src1 Red	
1.0-1.7	255:0	Green	
		Format:	MDPR_DSH SIMD8
		Slots[7:0] or [15:8] of Src0 and Src1 Green	
2.0-2.7	255:0	Blue	
		Format:	MDPR_DSH SIMD8
		Slots[7:0] or [15:8] of Src0 and Src1 Blue	
3.0-3.7	255:0	Alpha	
		Format:	MDPR_DSH SIMD8
		Slots[7:0] or [15:8] of Src0 and Src1 Alpha	
4.0-4.7	255:0	Source Depth	
		Format:	MDP_DW SIMD8
		Slots [7:0] or [15:8] of Source Depth	
5.0-5.7	255:0	Stencil	
		Format:	MDPR_STENCIL
		Slots [7:0] or [15:8] of Stencil	

Half Precision OS SZ SIMD8 Render Target Data Payload

MDP_RTWL_SZ8 - Half Precision OS SZ SIMD8 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Red	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
1.0-1.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Green	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
2.0-2.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Blue	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
3.0-3.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Alpha	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
4.0-4.7	255:0	Source Depth <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots [7:0] Source Depth	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
5.0-5.7	255:0	Stencil <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> Slots [7:0] Stencil	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

Half Precision Replicated Pixel Render Target Data Payload Register

MDPR_H_RGBA - Half Precision Replicated Pixel Render Target Data Payload Register						
DWord	Bit	Description				
0	31:16	Green <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Specifies the value of all slots' green channel.</td></tr> </table>	Format:	U16	Specifies the value of all slots' green channel.	
Format:	U16					
Specifies the value of all slots' green channel.						
15:0	Red <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Specifies the value of all slots' red channel.</td></tr> </table>	Format:	U16	Specifies the value of all slots' red channel.		
Format:	U16					
Specifies the value of all slots' red channel.						
1	31:16	Alpha <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Specifies the value of all slots' alpha channel.</td></tr> </table>	Format:	U16	Specifies the value of all slots' alpha channel.	
Format:	U16					
Specifies the value of all slots' alpha channel.						
15:0	Blue <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Specifies the value of all slots' blue channel.</td></tr> </table>	Format:	U16	Specifies the value of all slots' blue channel.		
Format:	U16					
Specifies the value of all slots' blue channel.						
2..7	191:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Half Precision Replicated SIMD16 Render Target Data Payload

MDP_RTWH_16REP - Half Precision Replicated SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	RGBA <table border="1"> <tr> <td>Format:</td> <td>MDPR_H_RGBA</td> </tr> <tr> <td colspan="2">RGBA for all slots [15:0]</td></tr> </table>	Format:	MDPR_H_RGBA	RGBA for all slots [15:0]	
Format:	MDPR_H_RGBA					
RGBA for all slots [15:0]						



Half Precision S0A SIMD8 Render Target Data Payload

MDP_RTWH_A8 - Half Precision S0A SIMD8 Render Target Data Payload

Size (in bits):	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0.0-0.7	255:0	Source 0 Alpha	
		Format:	MDPR_H SIMD8
		Slots [7:0] Source 0 Alpha	
1.0-1.7	255:0	Red	
		Format:	MDPR_H SIMD8
		Slots [7:0] Red	
2.0-2.7	255:0	Green	
		Format:	MDPR_H SIMD8
		Slots [7:0] Green	
3.0-3.7	255:0	Blue	
		Format:	MDPR_H SIMD8
		Slots [7:0] Blue	
4.0-4.7	255:0	Alpha	
		Format:	MDPR_H SIMD8
		Slots [7:0] Alpha	

Half Precision S0A SIMD16 Render Target Data Payload

MDP_RTWH_A16 - Half Precision S0A SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Source 0 Alpha</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Source 0 Alpha
Format:	MDPR_H SIMD16					
Slots [15:0]	Source 0 Alpha					
1.0-1.7	255:0	Red[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Red</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Red
Format:	MDPR_H SIMD16					
Slots [15:0]	Red					
2.0-2.7	255:0	Green[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Green</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Green
Format:	MDPR_H SIMD16					
Slots [15:0]	Green					
3.0-3.7	255:0	Blue[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Blue</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Blue
Format:	MDPR_H SIMD16					
Slots [15:0]	Blue					
4.0-4.7	255:0	Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Alpha</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Alpha
Format:	MDPR_H SIMD16					
Slots [15:0]	Alpha					



Half Precision SIMD8 Dual Source Render Target Data Payload

MDP_RTW _H _8DS - Half Precision SIMD8 Dual Source Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Red Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Red
1.0-1.7	255:0	Green Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Green
2.0-2.7	255:0	Blue Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Blue
3.0-3.7	255:0	Alpha Format: MDPR_DSH_SIMD8 Slots[7:0] or [15:8] of Src0 and Src1 Alpha

Half Precision SIMD8 Message Data Payload Register

MDPR_H SIMD8 - Half Precision SIMD8 Message Data Payload Register						
DWord	Bit	Description				
0	31:16	Data1 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 1 data in this payload register</p>	Format:	IEEE_FLOAT16		
Format:	IEEE_FLOAT16					
15:0	Data0 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 0 data in this payload register</p>	Format:	IEEE_FLOAT16			
Format:	IEEE_FLOAT16					
1	31:16	Data3 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 3 data in this payload register</p>	Format:	IEEE_FLOAT16		
Format:	IEEE_FLOAT16					
15:0	Data2 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 2 data in this payload register</p>	Format:	IEEE_FLOAT16			
Format:	IEEE_FLOAT16					
2	31:16	Data5 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 5 data in this payload register</p>	Format:	IEEE_FLOAT16		
Format:	IEEE_FLOAT16					
15:0	Data4 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 4 data in this payload register</p>	Format:	IEEE_FLOAT16			
Format:	IEEE_FLOAT16					
3	31:16	Data7 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 7 data in this payload register</p>	Format:	IEEE_FLOAT16		
Format:	IEEE_FLOAT16					
15:0	Data6 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 6 data in this payload register</p>	Format:	IEEE_FLOAT16			
Format:	IEEE_FLOAT16					
4..7	127:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



Half Precision SIMD8 Render Target Data Payload

MDP_RTWL_8 - Half Precision SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Red Format: MDPR_H SIMD8 Slots [7:0] Red
1.0-1.7	255:0	Green Format: MDPR_H SIMD8 Slots [7:0] Green
2.0-2.7	255:0	Blue Format: MDPR_H SIMD8 Slots [7:0] Blue
3.0-3.7	255:0	Alpha Format: MDPR_H SIMD8 Slots [7:0] Alpha

Half Precision SIMD16 Message Data Payload Register

MDPR_H SIMD16 - Half Precision SIMD16 Message Data Payload Register				
DWord	Bit	Description		
0	31:16	Data1 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 1 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Data0 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 0 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
1	31:16	Data3 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 3 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Data2 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 2 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
2	31:16	Data5 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 5 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Data4 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 4 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
3	31:16	Data7 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 7 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Data6 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 6 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			
4	31:16	Data9 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 9 data in this payload register</p>	Format:	IEEE_FLOAT16
Format:	IEEE_FLOAT16			
15:0	Data8 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 8 data in this payload register</p>	Format:	IEEE_FLOAT16	
Format:	IEEE_FLOAT16			

MDPR_H SIMD16 - Half Precision SIMD16 Message Data Payload Register

5	31:16	Data11	
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 11 data in this payload register</p>	Format:
Format:	IEEE_FLOAT16		
6	15:0	Data10	
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 10 data in this payload register</p>	Format:
Format:	IEEE_FLOAT16		
7	31:16	Data13	
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 13 data in this payload register</p>	Format:
Format:	IEEE_FLOAT16		
7	15:0	Data12	
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 12 data in this payload register</p>	Format:
Format:	IEEE_FLOAT16		
7	31:16	Data15	
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 15 data in this payload register</p>	Format:
Format:	IEEE_FLOAT16		
7	15:0	Data14	
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT16</td> </tr> </table> <p>Specifies the slot 14 data in this payload register</p>	Format:
Format:	IEEE_FLOAT16		

Half Precision SIMD16 Render Target Data Payload

MDP_RTWH_16 - Half Precision SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Red[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Red</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Red
Format:	MDPR_H SIMD16					
Slots [15:0]	Red					
1.0-1.7	255:0	Green[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Green</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Green
Format:	MDPR_H SIMD16					
Slots [15:0]	Green					
2.0-2.7	255:0	Blue[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Blue</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Blue
Format:	MDPR_H SIMD16					
Slots [15:0]	Blue					
3.0-3.7	255:0	Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Alpha</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Alpha
Format:	MDPR_H SIMD16					
Slots [15:0]	Alpha					



Half Precision SZ OM S0A SIMD8 Render Target Data Payload

MDP_RTWH_ZMA8 - Half Precision SZ OM S0A SIMD8 Render Target Data Payload

Size (in bits):	1792
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	
Bit	
Description	
0.0-0.7	
255:0	
Source 0 Alpha	
Format: MDPR_H SIMD8	
Slots [7:0] Source 0 Alpha	
1.0-1.7	
255:0	
oMask	
Format: MDPR_OMASK	
Slots [7:0] oMask. Upper half ignored.	
2.0-2.7	
255:0	
Red	
Format: MDPR_H SIMD8	
Slots [7:0] Red	
3.0-3.7	
255:0	
Green	
Format: MDPR_H SIMD8	
Slots [7:0] Green	
4.0-4.7	
255:0	
Blue	
Format: MDPR_H SIMD8	
Slots [7:0] Blue	
5.0-5.7	
255:0	
Alpha	
Format: MDPR_H SIMD8	
Slots [7:0] Alpha	
6.0-6.7	
255:0	
Source Depth	
Format: MDP_DW SIMD8	
Slots [7:0] Source Depth	

Half Precision SZ OM S0A SIMD16 Render Target Data Payload

MDP_RTWH_ZMA16 - Half Precision SZ OM S0A SIMD16 Render Target Data Payload				
Size (in bits): 2048				
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Source 0 Alpha	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
1.0-1.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
2.0-2.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Red	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
3.0-3.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Green	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
4.0-4.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Blue	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
5.0-5.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> </table> Slots [15:0] Alpha	Format:	MDPR_H SIMD16
Format:	MDPR_H SIMD16			
6.0-6.7	255:0	Source Depth[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots [7:0] Source Depth	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
7.0-7.7	255:0	Source Depth[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots [15:8] Source Depth	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			

Half Precision SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTWZ_ZM8DS - Half Precision SZ OM SIMD8 Dual Source Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Red</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Green</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Blue</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 and Src1 Alpha</p>	Format:	MDPR_DSH SIMD8
Format:	MDPR_DSH SIMD8			
5.0-5.7	255:0	<p>Source Depth</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> <p>Slots [7:0] or [15:8] of Source Depth</p>	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			

Half Precision SZ OM SIMD8 Render Target Data Payload

MDP_RTWH_ZM8 - Half Precision SZ OM SIMD8 Render Target Data Payload

Size (in bits):	1536			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [7:0] oMask. Upper half ignored.	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Red	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Green	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Blue	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Alpha	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
5.0-5.7	255:0	Source Depth <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots [7:0] Source Depth	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			

Half Precision SZ OM SIMD16 Render Target Data Payload

MDP_RTWH_ZM16 - Half Precision SZ OM SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> <tr> <td>Slots [15:0]</td> <td>oMask</td> </tr> </table>	Format:	MDPR_OMASK	Slots [15:0]	oMask
Format:	MDPR_OMASK					
Slots [15:0]	oMask					
1.0-1.7	255:0	Red[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Red</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Red
Format:	MDPR_H SIMD16					
Slots [15:0]	Red					
2.0-2.7	255:0	Green[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Green</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Green
Format:	MDPR_H SIMD16					
Slots [15:0]	Green					
3.0-3.7	255:0	Blue[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Blue</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Blue
Format:	MDPR_H SIMD16					
Slots [15:0]	Blue					
4.0-4.7	255:0	Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Alpha</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Alpha
Format:	MDPR_H SIMD16					
Slots [15:0]	Alpha					
5.0-5.7	255:0	Source Depth[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Source Depth</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Source Depth
Format:	MDP_DW SIMD8					
Slots [7:0]	Source Depth					
6.0-6.7	255:0	Source Depth[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8]</td> <td>Source Depth</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8]	Source Depth
Format:	MDP_DW SIMD8					
Slots [15:8]	Source Depth					

Half Precision SZ S0A SIMD8 Render Target Data Payload

MDP_RTWZ_ZA8 - Half Precision SZ S0A SIMD8 Render Target Data Payload

Size (in bits):	1536			
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000			
DWord	Bit	Description		
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Source 0 Alpha	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Red	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Green	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Blue	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD8</td> </tr> </table> Slots [7:0] Alpha	Format:	MDPR_H SIMD8
Format:	MDPR_H SIMD8			
5.0-5.7	255:0	Source Depth <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots [7:0] Source Depth	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			

Half Precision SZ S0A SIMD16 Render Target Data Payload

MDP_RTWH_ZA16 - Half Precision SZ S0A SIMD16 Render Target Data Payload						
Size (in bits): 1792						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td colspan="2">Slots [15:0] Source 0 Alpha</td></tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0] Source 0 Alpha	
Format:	MDPR_H SIMD16					
Slots [15:0] Source 0 Alpha						
1.0-1.7	255:0	Red[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td colspan="2">Slots [15:0] Red</td></tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0] Red	
Format:	MDPR_H SIMD16					
Slots [15:0] Red						
2.0-2.7	255:0	Green[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td colspan="2">Slots [15:0] Green</td></tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0] Green	
Format:	MDPR_H SIMD16					
Slots [15:0] Green						
3.0-3.7	255:0	Blue[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td colspan="2">Slots [15:0] Blue</td></tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0] Blue	
Format:	MDPR_H SIMD16					
Slots [15:0] Blue						
4.0-4.7	255:0	Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td colspan="2">Slots [15:0] Alpha</td></tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0] Alpha	
Format:	MDPR_H SIMD16					
Slots [15:0] Alpha						
5.0-5.7	255:0	Source Depth[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source Depth</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Source Depth	
Format:	MDP_DW SIMD8					
Slots [7:0] Source Depth						
6.0-6.7	255:0	Source Depth[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Source Depth</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Source Depth	
Format:	MDP_DW SIMD8					
Slots [15:8] Source Depth						

Half Precision SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTWH_Z8DS - Half Precision SZ SIMD8 Dual Source Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> <tr> <td colspan="2">Slots[7:0] or [15:8] of Src0 and Src1 Red</td></tr> </table>	Format:	MDPR_DSH SIMD8	Slots[7:0] or [15:8] of Src0 and Src1 Red	
Format:	MDPR_DSH SIMD8					
Slots[7:0] or [15:8] of Src0 and Src1 Red						
1.0-1.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> <tr> <td colspan="2">Slots[7:0] or [15:8] of Src0 and Src1 Green</td></tr> </table>	Format:	MDPR_DSH SIMD8	Slots[7:0] or [15:8] of Src0 and Src1 Green	
Format:	MDPR_DSH SIMD8					
Slots[7:0] or [15:8] of Src0 and Src1 Green						
2.0-2.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> <tr> <td colspan="2">Slots[7:0] or [15:8] of Src0 and Src1 Blue</td></tr> </table>	Format:	MDPR_DSH SIMD8	Slots[7:0] or [15:8] of Src0 and Src1 Blue	
Format:	MDPR_DSH SIMD8					
Slots[7:0] or [15:8] of Src0 and Src1 Blue						
3.0-3.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDPR_DSH SIMD8</td> </tr> <tr> <td colspan="2">Slots[7:0] or [15:8] of Src0 and Src1 Alpha</td></tr> </table>	Format:	MDPR_DSH SIMD8	Slots[7:0] or [15:8] of Src0 and Src1 Alpha	
Format:	MDPR_DSH SIMD8					
Slots[7:0] or [15:8] of Src0 and Src1 Alpha						
4.0-4.7	255:0	Source Depth <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] or [15:8] of Source Depth</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] or [15:8] of Source Depth	
Format:	MDP_DW SIMD8					
Slots [7:0] or [15:8] of Source Depth						

Half Precision SZ SIMD8 Render Target Data Payload

MDP_RTWH_Z8 - Half Precision SZ SIMD8 Render Target Data Payload

Size (in bits):	1280		
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description	
0.0-0.7	255:0	Red	
		Format:	MDPR_H SIMD8
		Slots [7:0] Red	
1.0-1.7	255:0	Green	
		Format:	MDPR_H SIMD8
		Slots [7:0] Green	
2.0-2.7	255:0	Blue	
		Format:	MDPR_H SIMD8
		Slots [7:0] Blue	
3.0-3.7	255:0	Alpha	
		Format:	MDPR_H SIMD8
		Slots [7:0] Alpha	
4.0-4.7	255:0	Source Depth	
		Format:	MDP_DW SIMD8
		Slots [7:0] Source Depth	

Half Precision SZ SIMD16 Render Target Data Payload

MDP_RTWH_Z16 - Half Precision SZ SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Red[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Red</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Red
Format:	MDPR_H SIMD16					
Slots [15:0]	Red					
1.0-1.7	255:0	Green[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Green</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Green
Format:	MDPR_H SIMD16					
Slots [15:0]	Green					
2.0-2.7	255:0	Blue[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Blue</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Blue
Format:	MDPR_H SIMD16					
Slots [15:0]	Blue					
3.0-3.7	255:0	Alpha[15:0] <table border="1"> <tr> <td>Format:</td> <td>MDPR_H SIMD16</td> </tr> <tr> <td>Slots [15:0]</td> <td>Alpha</td> </tr> </table>	Format:	MDPR_H SIMD16	Slots [15:0]	Alpha
Format:	MDPR_H SIMD16					
Slots [15:0]	Alpha					
4.0-4.7	255:0	Source Depth[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Source Depth</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Source Depth
Format:	MDP_DW SIMD8					
Slots [7:0]	Source Depth					
5.0-5.7	255:0	Source Depth[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8]</td> <td>Source Depth</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8]	Source Depth
Format:	MDP_DW SIMD8					
Slots [15:8]	Source Depth					



Hardware-Detected Error Bit Definitions

Hardware-Detected Error Bit Definitions								
DWord	Bit	Description						
0	31:8	Reserved Access: RO Format: MBZ						
	7	Reserved						
	6:3	Reserved Access: RO Format: MBZ						
	2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.						
	1	Reserved Access: RO Format: MBZ						
	0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none">• Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported).• Defeatured MI Instruction Opcodes: <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td></td><td>Instruction Error detected</td></tr></tbody></table> <p>Programming Notes</p> <p>This error indications cannot be cleared except by reset (i.e., it is a fatal error).</p>	Value	Name	Description	1		Instruction Error detected
Value	Name	Description						
1		Instruction Error detected						



Hardware Status Page Layout

Hardware Status Page Layout

Hardware Status Page Layout

Hardware Status Page Layout

Hardware Status Page Layout

DWord	Bit	Description		
0	31:0	<p>Interrupt Status Register Storage</p> <p>The content of the ISR register is written to this location whenever an "unmasked" bit of the ISR (as determined by the HWSTAM register) changes state.</p>		
1.3	95:0	Reserved		
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			

Hardware Status Page Layout

Ring Head Pointer Storage		
		Description
4		The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an "automatic report" (see RINGBUF registers).
		The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction.
Reserved		
5..15		Access: RO
Format:		MBZ
Context Status DWords		
16..39		Format: CONTEXT STATUS[12]
Reserved		
40..46 These dwords are reserved.		Access: RO
Format:		MBZ
Last Written Status Offset		
General Purpose		
48..1023		Format: U32[976]
These locations can be used for general purpose via the MI_STORE_DATA_INDEX or MI_STORE_DATA_IMM instructions.		

HCP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD

HCP_PAK_INSERT_OBJECT_INDIRECT_PAYLOAD				
DWord	Bit	Description		
0	31:0	<p>Indirect Payload Data Size in bits</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Number of bits to be inserted. Not including those skipped bytes in the beginning. For VP9: the Data is always valid from start of cache-line, no offset is allowed.</p>	Format:	U32
Format:	U32			
1..2	63:0	<p>Indirect Payload Base Address</p> <table border="1"> <tr> <td>Format:</td> <td>SplitBaseAddress64ByteAligned</td> </tr> </table> <p>48-bit address of the indirect payload data in memory buffer.</p> <p>Programming Notes</p> <p>Payload must begin in a byte position, but the payload can be ended in a bit position.</p>	Format:	SplitBaseAddress64ByteAligned
Format:	SplitBaseAddress64ByteAligned			
3	31:0	<p>Indirect Payload Base Address</p> <table border="1"> <tr> <td>Format:</td> <td>MemoryAddressAttributes</td> </tr> </table>	Format:	MemoryAddressAttributes
Format:	MemoryAddressAttributes			

HCP_REF_LIST_ENTRY

HCP_REF_LIST_ENTRY										
DWord	Bit	Description								
0	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	15	<p>bottom_field_flag</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Bottom Field</td> </tr> <tr> <td>1</td> <td>Top Field</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Not supported in encoder mode.</p>	Format:	U1	Value	Name	0	Bottom Field	1	Top Field
Format:	U1									
Value	Name									
0	Bottom Field									
1	Top Field									
	14	<p>field_pic_flag</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Video Frame</td> </tr> <tr> <td>1</td> <td>Video Field</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Not supported in encoder mode.</p>	Format:	U1	Value	Name	0	Video Frame	1	Video Field
Format:	U1									
Value	Name									
0	Video Frame									
1	Video Field									
	13	<p>LongTermReference</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Short term reference</td> </tr> <tr> <td>1</td> <td>Long term reference</td> </tr> </tbody> </table>	Format:	U1	Value	Name	0	Short term reference	1	Long term reference
Format:	U1									
Value	Name									
0	Short term reference									
1	Long term reference									

HCP_REF_LIST_ENTRY

		luma_weight_IX_flag								
	12	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U1</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 50px; text-align: center; padding: 2px;">Value</th> <th style="background-color: #e0e0ff; width: 50px; text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px;">Default weighted prediction for luma</td> </tr> <tr> <td style="padding: 2px; text-align: center;">1</td> <td style="padding: 2px;">Explicit weighted prediction for Luma</td> </tr> </tbody> </table>	Format:	U1	Value	Name	0	Default weighted prediction for luma	1	Explicit weighted prediction for Luma
Format:	U1									
Value	Name									
0	Default weighted prediction for luma									
1	Explicit weighted prediction for Luma									
	11	chroma_weight_IX_flag								
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U1</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff; width: 50px; text-align: center; padding: 2px;">Value</th> <th style="background-color: #e0e0ff; width: 50px; text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">0</td> <td style="padding: 2px;">Default weighted prediction for Chroma</td> </tr> <tr> <td style="padding: 2px; text-align: center;">1</td> <td style="padding: 2px;">Explicit weighted prediction for Chroma</td> </tr> </tbody> </table>	Format:	U1	Value	Name	0	Default weighted prediction for Chroma	1	Explicit weighted prediction for Chroma
Format:	U1									
Value	Name									
0	Default weighted prediction for Chroma									
1	Explicit weighted prediction for Chroma									
	10:8	list_entry_IX: Reference Picture Frame ID (RefAddr[0-7])								
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U3</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <p>The reference picture frame ID identifies the reference picture associated with the base address defined in Reference Picture Address (RefAddr[0-7]) in the HCP_PIPE_BUF_ADDR_STATE command.</p>	Format:	U3						
Format:	U3									
	7:0	Reference Picture tb Value								
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U8</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15.</p> <p>clip(-128,127, CurrentPOC - RefPOC), where RefPOC is the POC value of the reference picture. 8-bit signed.</p> <p>See the "Derivation process for temporal luma motion vector prediction" in the HEVC standard.</p>	Format:	U8						
Format:	U8									

HCP_TILE_POSITION_IN_CTB

HCP_TILE_POSITION_IN_CTB		
DWord	Bit	Description
0	31:24	CtbPos3+i
		Format: U8
	23:16	CtbPos2+i
		Format: U8
	15:8	CtbPos1+i
		Format: U8
	7:0	CtbPos0+i
		Format: U8

HCP_TILE_POSITION_IN_CTB_MSB

HCP_TILE_POSITION_IN_CTB_MSB						
DWord	Bit	Description				
0..1	63:44	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	43:42	Ctb position of tile 21 [9:8] MSB 2 bits of CTB row position of tile row 21. <table border="1"> <tr> <td>Programming Notes</td></tr> <tr> <td>Please note that this field is MBZ for columns</td></tr> </table>	Programming Notes	Please note that this field is MBZ for columns		
Programming Notes						
Please note that this field is MBZ for columns						
	41:40	Ctb row position of tile column 20 [9:8] MSB 2 bits of CTB row position of tile row 20. <table border="1"> <tr> <td>Programming Notes</td></tr> <tr> <td>Please note that this field is MBZ for columns</td></tr> </table>	Programming Notes	Please note that this field is MBZ for columns		
Programming Notes						
Please note that this field is MBZ for columns						
	39:38	Ctb row position of tile column 19 [9:8] MSB 2 bits of CTB row or column position of tile row or column 19.				
	37:36	Ctb row position of tile column 18 [9:8] MSB 2 bits of CTB row or column position of tile row or column 18.				
	35:34	Ctb row position of tile column 17 [9:8] MSB 2 bits of CTB row or column position of tile row or column 17.				
	33:32	Ctb row position of tile column 16 [9:8] MSB 2 bits of CTB row or column position of tile row or column 16.				
	31:30	Ctb row position of tile column 15 [9:8] MSB 2 bits of CTB row or column position of tile row or column 15.				
	29:28	Ctb row position of tile column 14 [9:8] MSB 2 bits of CTB row or column position of tile row or column 14.				
	27:26	Ctb row position of tile column 13 [9:8] MSB 2 bits of CTB row or column position of tile row or column 13.				
	25:24	Ctb row position of tile column 12 [9:8] MSB 2 bits of CTB row or column position of tile row or column 12.				
	23:22	Ctb row position of tile column 11 [9:8] MSB 2 bits of CTB row or column position of tile row or column 11.				
	21:20	Ctb row position of tile column 10 [9:8] MSB 2 bits of CTB row or column position of tile row or column 10.				
	19:18	Ctb row position of tile column 9 [9:8] MSB 2 bits of CTB row or column position of tile row or column 9.				

HCP_TILE_POSITION_IN_CTB_MSB

	17:16	Ctb row position of tile column 8 [9:8] MSB 2 bits of CTB row or column position of tile row or column 8.
	15:14	Ctb row position of tile column 7 [9:8] MSB 2 bits of CTB row or column position of tile row or column 7.
	13:12	Ctb row position of tile column 6 [9:8] MSB 2 bits of CTB row or column position of tile row or column 6.
	11:10	Ctb row position of tile column 5 [9:8] MSB 2 bits of CTB row or column position of tile row or column 5.
	9:8	Ctb row position of tile column 4 [9:8] MSB 2 bits of CTB row or column position of tile row or column 4.
	7:6	Ctb row position of tile column 3 [9:8] MSB 2 bits of CTB row or column position of tile row or column 3.
	5:4	Ctb row position of tile column 2 [9:8] MSB 2 bits of CTB row or column position of tile row or column 2.
	3:2	Ctb row position of tile column 1 [9:8] MSB 2 bits of CTB row or column position of tile row or column 1.
	1:0	Ctb row position of tile column 0 [9:8] MSB 2 bits of CTB row or column position of tile row or column 0.

HCP_WEIGHTOFFSET_CHROMA_ENTRY

HCP_WEIGHTOFFSET_CHROMA_ENTRY				
DWord	Bit	Description		
0	31:24	<p>ChromaOffsetLX [i][1]</p> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.</p> <p>Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.</p> <p>Programming Notes</p> <p>This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive $\text{WpOffsetHalfRangeC} = 1 \ll (\text{high_precision_offsets_enabled_flag} ? (\text{BitDepthC} - 1) : 7)$</p>		
	23:16	<p>delta_chroma_weight_IX[i][1]</p> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.</p> <p>Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.</p> <p>Programming Notes</p> <p>This shall be in the range of 128 to 127, inclusive</p>	Format:	S7
Format:	S7			
	15:8	<p>ChromaOffsetLX[i][0]</p> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.</p> <p>Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.</p> <p>Programming Notes</p> <p>This (combined with its MSbyte below) shall be in the range of -WpOffsetHalfRangeC to (WpOffsetHalfRangeC - 1), inclusive $\text{WpOffsetHalfRangeC} = 1 \ll (\text{high_precision_offsets_enabled_flag} ? (\text{BitDepthC} - 1) : 7)$</p>		
	7:0	<p>delta_chroma_weight_IX[i][0]</p> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW 18 corresponds to i=0, DW 33 corresponds to i=15.</p> <p>Valid only if explicit weighted prediction for chroma is enabled, otherwise must be zero.</p>	Format:	S7
Format:	S7			

HCP_WEIGHTOFFSET_CHROMA_ENTRY**Programming Notes**

This shall be in the range of 128 to 127, inclusive



HCP_WEIGHTOFFSET_CHROMA_EXT_ENTRY

HCP_WEIGHTOFFSET_CHROMA_EXT_ENTRY		
DWord	Bit	Description
0	31:24	ChromaOffsetLX[i+1][1] MSByte To support 4:4:4, the chroma offset is extended into 16-bit. In order to keep SW back compatible, the most significant byte is programmed here. Programming Notes This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.
	23:16	ChromaOffsetLX[i][1] MSByte To support 4:4:4, the chroma offset is extended into 16-bit. In order to keep SW back compatible, the most significant byte is programmed here. Programming Notes This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.
	15:8	ChromaOffsetLX[i+1][0] MSByte To support 4:4:4, the chroma offset is extended into 16-bit. In order to keep SW back compatible, the most significant byte is programmed here. Programming Notes This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.
	7:0	ChromaOffsetLX[i][0] MSByte To support 4:4:4, the chroma offset is extended into 16-bit. In order to keep SW back compatible, the most significant byte is programmed here. Programming Notes This is only MSByte portion of ChromaOffsetLX. Please refer to LSB section for available range.

HCP_WEIGHTOFFSET_LUMA_ENTRY

HCP_WEIGHTOFFSET_LUMA_ENTRY								
DWord	Bit	Description						
0	31:24	<p>luma_offset_IX[i] MSByte To support 4:4:4, the luma offset is extended into 16-bit. In order to keep SW back compatible, the most significant byte is programmed here.</p> <table border="1"> <tr> <td colspan="2">Programming Notes</td> </tr> <tr> <td colspan="2">This is only MSByte portion of luma_offset_IX. Please refer to LSB section for available range.</td> </tr> </table>	Programming Notes		This is only MSByte portion of luma_offset_IX. Please refer to LSB section for available range.			
Programming Notes								
This is only MSByte portion of luma_offset_IX. Please refer to LSB section for available range.								
	23:16	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	15:8	<p>luma_offset_IX[i] Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15. Valid only if explicit weighted prediction for luma is enabled, otherwise must be zero.</p> <table border="1"> <tr> <td colspan="2">Programming Notes</td> </tr> <tr> <td colspan="2">This (combined with its MSbyte above) shall be in the range of WpOffsetHalfRange_y to WpOffsetHalfRange_y1, where $\text{WpOffsetHalfRange}_y = 1 \ll (\text{high_precision_offsets_enabled_flag} ? (\text{BitDepth}_y - 1) : 7)$</td> </tr> </table>	Programming Notes		This (combined with its MSbyte above) shall be in the range of WpOffsetHalfRange _y to WpOffsetHalfRange _y 1, where $\text{WpOffsetHalfRange}_y = 1 \ll (\text{high_precision_offsets_enabled_flag} ? (\text{BitDepth}_y - 1) : 7)$			
Programming Notes								
This (combined with its MSbyte above) shall be in the range of WpOffsetHalfRange _y to WpOffsetHalfRange _y 1, where $\text{WpOffsetHalfRange}_y = 1 \ll (\text{high_precision_offsets_enabled_flag} ? (\text{BitDepth}_y - 1) : 7)$								
	7:0	<p>delta_luma_weight_IX[i]</p> <table border="1"> <tr> <td>Format:</td> <td>S7</td> </tr> </table> <p>Where X is the RefPicListNum and i is the list entry number 0 through 15. DW2 corresponds to i=0, DW17 corresponds to i=15. Valid only if explicit weighted prediction for luma is enabled, otherwise must be zero.</p> <table border="1"> <tr> <td colspan="2">Programming Notes</td> </tr> <tr> <td colspan="2">When luma_weight_I0_flag[i] is equal to 1, the value of delta_luma_weight_I0[i] shall be in the range of 128 to 127, inclusive.</td> </tr> </table>	Format:	S7	Programming Notes		When luma_weight_I0_flag[i] is equal to 1, the value of delta_luma_weight_I0[i] shall be in the range of 128 to 127, inclusive.	
Format:	S7							
Programming Notes								
When luma_weight_I0_flag[i] is equal to 1, the value of delta_luma_weight_I0[i] shall be in the range of 128 to 127, inclusive.								

Header

Header				
DWord	Bit	Description		
0	15:12	SWSB[7:4] <table border="1"> <tr> <td>Format:</td> <td>SWSB[7:4]</td> </tr> </table> <p>This field specifies the Software Scoreboard information.</p>	Format:	SWSB[7:4]
Format:	SWSB[7:4]			
11:8	SWSB[3:0] <table border="1"> <tr> <td>Format:</td> <td>SWSB[3:0]</td> </tr> </table> <p>This field specifies the Software Scoreboard information.</p>	Format:	SWSB[3:0]	
Format:	SWSB[3:0]			
7	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
6:0	Opcode <table border="1"> <tr> <td>Format:</td> <td>EU_OPCODE</td> </tr> </table> <p>This field determines the operation performed by the instruction.</p>	Format:	EU_OPCODE	
Format:	EU_OPCODE			

Header Forbidden Message Descriptor Control Field

MDC_MHF - Header Forbidden Message Descriptor Control Field											
DWord	Bit	Description									
0	0	Message Header Present Indicates the message forbids a message header. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No [Default]</td> <td>Message header is not present</td> </tr> <tr> <td>1h</td> <td>Reserved</td> <td>Not used</td> </tr> </tbody> </table>	Value	Name	Description	0h	No [Default]	Message header is not present	1h	Reserved	Not used
Value	Name	Description									
0h	No [Default]	Message header is not present									
1h	Reserved	Not used									

Header Present Message Descriptor Control Field

MDC_MHP - Header Present Message Descriptor Control Field													
DWord	Bit	Description											
0	0	<p>Message Header Present</p> <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>Specifies if the message uses the optional message header.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>No</td> <td>Message header is not present</td> </tr> <tr> <td>1h</td> <td>Yes</td> <td>Message header is present</td> </tr> </tbody> </table>	Format:	Boolean	Value	Name	Description	0h	No	Message header is not present	1h	Yes	Message header is present
Format:	Boolean												
Value	Name	Description											
0h	No	Message header is not present											
1h	Yes	Message header is present											

Header Required Message Descriptor Control Field

MDC_MHR - Header Required Message Descriptor Control Field													
DWord	Bit	Description											
0	0	Message Header Present <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>Indicates the message requires a message header.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Reserved</td> <td>Not used</td> </tr> <tr> <td>1h</td> <td>Yes [Default]</td> <td>Message header is present</td> </tr> </tbody> </table>	Format:	Boolean	Value	Name	Description	0h	Reserved	Not used	1h	Yes [Default]	Message header is present
Format:	Boolean												
Value	Name	Description											
0h	Reserved	Not used											
1h	Yes [Default]	Message header is present											

HEVC_ARBITRATION_PRIORITY

HEVC_ARBITRATION_PRIORITY														
DWord	Bit	Description												
0	1:0	<p>Priority</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Format:	U2	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Format:	U2													
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													

HEVC_VP9_RDOQ_LAMBDA_FIELDS

HEVC_VP9_RDOQ_LAMBDA_FIELDS		
DWord	Bit	Description
0	31:16	<p>LambdaValue1</p> <p>Lambda value for Intra/Inter Luma/Chroma component of QP=1, 3, , 61, 63...73,75 (odd number) For 12-bit video, the QP range has extended to include 65 to 75. for HEVC</p>
	15:0	<p>LambdaValue0</p> <p>Lambda value for Intra/Inter Luma/Chroma component of QP=0, 2, , 60, 62,...72,74(even number) For 12-bit video, the QP range has extended to include 64to 74. for HEVC</p>



Hword 1 Block Data Payload

MDP_HW1 - Hword 1 Block Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Hword Format: U256 Specifies the Hword data

Hword 2 Block Data Payload

MDP_HW2 - Hword 2 Block Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Hword0</p> <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> </table> <p>Specifies the Hword data for element 0</p>	Format:	U256
Format:	U256			
1.0-1.7	255:0	<p>Hword1</p> <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> </table> <p>Specifies the Hword data for element 1</p>	Format:	U256
Format:	U256			

Hword 4 Block Data Payload

MDP_HW4 - Hword 4 Block Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Hword0</p> <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> </table> <p>Specifies the Hword data for element 0</p>	Format:	U256
Format:	U256			
1.0-1.7	255:0	<p>Hword1</p> <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> </table> <p>Specifies the Hword data for element 1</p>	Format:	U256
Format:	U256			
2.0-2.7	255:0	<p>Hword2</p> <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> </table> <p>Specifies the Hword data for element 2</p>	Format:	U256
Format:	U256			
3.0-3.7	255:0	<p>Hword3</p> <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> </table> <p>Specifies the Hword data for element 3</p>	Format:	U256
Format:	U256			

Hword 8 Block Data Payload

MDP_HW8 - Hword 8 Block Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Hword0 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 0</td></tr> </table>	Format:	U256	Specifies the Hword data for element 0	
Format:	U256					
Specifies the Hword data for element 0						
1.0-1.7	255:0	Hword1 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 1</td></tr> </table>	Format:	U256	Specifies the Hword data for element 1	
Format:	U256					
Specifies the Hword data for element 1						
2.0-2.7	255:0	Hword2 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 2</td></tr> </table>	Format:	U256	Specifies the Hword data for element 2	
Format:	U256					
Specifies the Hword data for element 2						
3.0-3.7	255:0	Hword3 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 3</td></tr> </table>	Format:	U256	Specifies the Hword data for element 3	
Format:	U256					
Specifies the Hword data for element 3						
4.0-4.7	255:0	Hword4 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 4</td></tr> </table>	Format:	U256	Specifies the Hword data for element 4	
Format:	U256					
Specifies the Hword data for element 4						
5.0-5.7	255:0	Hword5 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 5</td></tr> </table>	Format:	U256	Specifies the Hword data for element 5	
Format:	U256					
Specifies the Hword data for element 5						
6.0-6.7	255:0	Hword6 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 6</td></tr> </table>	Format:	U256	Specifies the Hword data for element 6	
Format:	U256					
Specifies the Hword data for element 6						
7.0-7.7	255:0	Hword7 <table border="1"> <tr> <td>Format:</td> <td>U256</td> </tr> <tr> <td colspan="2">Specifies the Hword data for element 7</td></tr> </table>	Format:	U256	Specifies the Hword data for element 7	
Format:	U256					
Specifies the Hword data for element 7						



Hword Channel Mode Message Header Control

MHC_A64_CMODE - Hword Channel Mode Message Header Control		
DWord	Bit	Description
0	31:0	Reserved
		Access: RO
		Format: MBZ

Hword Register Blocks Message Descriptor Control Field

MDC_DB_HW - Hword Register Blocks Message Descriptor Control Field																	
DWord	Bit	Description															
0	1:0	<p>Register Blocks Specifies the number of Hword blocks to be read or written</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>HW1</td> <td>1 Hword register</td> </tr> <tr> <td>01h</td> <td>HW2</td> <td>2 Hword registers</td> </tr> <tr> <td>02h</td> <td>HW4</td> <td>4 Hword registers</td> </tr> <tr> <td>03h</td> <td>HW8</td> <td>8 Hword registers</td> </tr> </tbody> </table>	Value	Name	Description	00h	HW1	1 Hword register	01h	HW2	2 Hword registers	02h	HW4	4 Hword registers	03h	HW8	8 Hword registers
Value	Name	Description															
00h	HW1	1 Hword register															
01h	HW2	2 Hword registers															
02h	HW4	4 Hword registers															
03h	HW8	8 Hword registers															

Ignored Message Header

MH_IGNORE - Ignored Message Header						
Source: EuSubFunctionDataPort0 Size (in bits): 256 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000						
Some messages require a message header or have an optional message header, but do not use any information in the header.						
DWord	Bit	Description				
0..7	255:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

IndirectOperand

IndirectOperand				
DWord	Bit	Description		
0	13:10	AddrSubRegNum <table border="1"> <tr> <td>Format:</td> <td>AddrSubRegNum</td> </tr> </table>	Format:	AddrSubRegNum
Format:	AddrSubRegNum			
9:0	AddrImm <table border="1"> <tr> <td>Format:</td> <td>S9</td> </tr> </table> <p>This field defines a 10-bit signed integer offset in units of byte, only used with the Indirect Addressing Mode. In that addressing mode, the Address Immediate Offset value is added to an address subregister value to determine the operand's address in the GRF.</p>	Format:	S9	
Format:	S9			



Inline Data Description for MFD_AVC_BSD_Object

Inline Data Description for MFD_AVC_BSD_Object																	
DWord	Bit	Description															
0	31	Concealment Method This field specifies the method used for concealment when error is detected. If set, a copy from collocated macroblock location is performed from the concealment reference indicated by the ConCeal_Pic_Id field. If it is not set, a copy from the current picture is performed using Intra 16x16 Prediction method. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Intra 16x16 Prediction</td></tr><tr><td>1</td><td></td><td>Inter P Copy</td></tr></tbody></table>	Value	Name	Description	0		Intra 16x16 Prediction	1		Inter P Copy						
Value	Name	Description															
0		Intra 16x16 Prediction															
1		Inter P Copy															
	30	Init Current MB Number When set, the current Slice_Start_MB_Num, Slice_MB_Start_Hor_Pos and Slice_MB_Start_Vert_Pos fields will be used to initialize the Current_MB_Number register. This effectively disables the concealment capability.															
	29	Intra PredMode (4x4/8x8 Luma) Error Control Bit This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.</td></tr><tr><td>1</td><td></td><td>AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retained.</td></tr></tbody></table>	Value	Name	Description	0		AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.	1		AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retained.						
Value	Name	Description															
0		AVC decoder will detect and fix IntraPredMode (4x4/8x8 Luma) Errors.															
1		AVC decoder will NOT detect IntraPredMode (4x4/8x8 Luma) Errors. The wrong IntraPredMode value will be retained.															
	28:27	MB Error Concealment B Temporal Prediction mode These two bits control how the reference L0/L1 are overridden in B temporal slice. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td><td>Both Reference Indexes L0/L1 are forced to 0 during Concealment</td></tr><tr><td>01b</td><td></td><td>Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1</td></tr><tr><td>10b</td><td></td><td>Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1</td></tr><tr><td>11b</td><td>Reserved</td><td>Invalid</td></tr></tbody></table>	Value	Name	Description	00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment	01b		Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1	10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1	11b	Reserved	Invalid
Value	Name	Description															
00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment															
01b		Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1															
10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1															
11b	Reserved	Invalid															
	26	Reserved <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																

Inline Data Description for MFD_AVC_BSD_Object

	25	MB Error Concealment B Temporal Motion Vectors Override Enable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to preserve the original weight prediction.												
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>[Default]</td><td>Predicted Motion Vectors are used during MB Concealment</td></tr> <tr> <td>1</td><td></td><td>Motion Vectors are Overridden to 0 during MB Concealment</td></tr> </tbody> </table>	Value	Name	Description	0	[Default]	Predicted Motion Vectors are used during MB Concealment	1		Motion Vectors are Overridden to 0 during MB Concealment			
Value	Name	Description												
0	[Default]	Predicted Motion Vectors are used during MB Concealment												
1		Motion Vectors are Overridden to 0 during MB Concealment												
	24	MB Error Concealment B Temporal Weight Prediction Disable Flag During MB Error Concealment on B slice with Temporal Direct Prediction, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction.												
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>[Default]</td><td>Weight Prediction is Disabled during MB Concealment</td></tr> <tr> <td>1</td><td></td><td>Weight Prediction will not be overridden during MB Concealment</td></tr> </tbody> </table>	Value	Name	Description	0	[Default]	Weight Prediction is Disabled during MB Concealment	1		Weight Prediction will not be overridden during MB Concealment			
Value	Name	Description												
0	[Default]	Weight Prediction is Disabled during MB Concealment												
1		Weight Prediction will not be overridden during MB Concealment												
	23:22	Reserved												
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													
	21:16	Concealment Picture ID This field identifies the picture in the reference list to be used for concealment. This field is only valid if Concealment Method is Inter P Copy.												
		<table border="1"> <thead> <tr> <th>Bit Filed</th><th>Value</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>21</td><td>0</td><td>Frame Picture</td></tr> <tr> <td>21</td><td>1</td><td>Field picture</td></tr> <tr> <td>20:16</td><td>All</td><td>Frame Store Index[4:0]</td></tr> </tbody> </table>	Bit Filed	Value	Definition	21	0	Frame Picture	21	1	Field picture	20:16	All	Frame Store Index[4:0]
Bit Filed	Value	Definition												
21	0	Frame Picture												
21	1	Field picture												
20:16	All	Frame Store Index[4:0]												
	15	Reserved												
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													
	14	BSD Premature Complete Error Handling BSD Premature Complete Error occurs in situation where the Slice decode is completed but there are still data in the bitstream.												
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1</td><td></td><td>Set the interrupt to the driver (provide MMIO registers for MB address R/W)</td></tr> <tr> <td>0</td><td></td><td>Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling</td></tr> </tbody> </table>	Value	Name	Description	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling			
Value	Name	Description												
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)												
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling												
	13	Reserved												
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ								
Access:	RO													
Format:	MBZ													

Inline Data Description for MFD_AVC_BSD_Object

	12	MPR Error (MV out of range) Handling Software must follow the action for each Value as follow:															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Set the interrupt to the driver (provide MMIO registers for MB address R/W)</td> </tr> <tr> <td>0</td> <td></td> <td>Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling</td> </tr> </tbody> </table>	Value	Name	Description	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling						
Value	Name	Description															
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W)															
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically performs the error handling															
	11	Reserved															
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	10	Entropy Error Handling Software must follow the action for each Value as follow:															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Set the interrupt to the driver (provide MMIO registers for MB address R/W).</td> </tr> <tr> <td>0</td> <td></td> <td>Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error handling.</td> </tr> </tbody> </table>	Value	Name	Description	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error handling.						
Value	Name	Description															
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).															
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error handling.															
	9	Reserved															
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	8	MB Header Error Handling Software must follow the action for each Value as follow:															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Set the interrupt to the driver (provide MMIO registers for MB address R/W).</td> </tr> <tr> <td>0</td> <td></td> <td>Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error concealment.</td> </tr> </tbody> </table>	Value	Name	Description	1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).	0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error concealment.						
Value	Name	Description															
1		Set the interrupt to the driver (provide MMIO registers for MB address R/W).															
0		Ignore the error and continue (masked the interrupt), assume the hardware automatically perform the error concealment.															
	7:6	MB Error Concealment B Spatial Prediction mode These two bits control how the reference L0/L1 are overridden in B spatial slice.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>[Default]</td> <td>Both Reference Indexes L0/L1 are forced to 0 during Concealment</td> </tr> <tr> <td>01b</td> <td></td> <td>Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1</td> </tr> <tr> <td>10b</td> <td></td> <td>Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td>Invalid</td> </tr> </tbody> </table>	Value	Name	Description	00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment	01b		Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1	10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1	11b	Reserved	Invalid
Value	Name	Description															
00b	[Default]	Both Reference Indexes L0/L1 are forced to 0 during Concealment															
01b		Only Reference Index L1 is forced to 0; Reference Index L0 is forced to -1															
10b		Only Reference Index L0 is forced to 0; Reference Index L1 is forced to -1															
11b	Reserved	Invalid															
	5	Reserved															
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	4	MB Error Concealment B Spatial Motion Vectors Override Disable Flag During MB Error Concealment on B slice with Spatial Direct Prediction, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.															

Inline Data Description for MFD_AVC_BSD_Object

		Value	Name	Description	
		0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment	
		1		Predicted Motion Vectors are used during MB Concealment	
	3	MB Error Concealment B Spatial Weight Prediction Disable Flag			
		During MB Error Concealment on B slice with Spatial Direct Prediction, weight prediction is disabled to improve image quality .This bit can be set to preserve the original weight prediction. This bit does not affect normal decoded MB.			
		Value	Name	Description	
		0	[Default]	Weight Prediction is Disabled during MB Concealment.	
		1		Weight Prediction will not be overridden during MB Concealment.	
	2	Reserved			
		Access:		RO	
		Format:		MBZ	
	1	MB Error Concealment P Slice Motion Vectors Override Disable Flag			
		During MB Error Concealment on P slice, motion vectors are forced to 0 to improve image quality. This bit can be set to use the predicted motion vectors instead. This bit does not affect normal decoded MB.			
		Value	Name	Description	
		0	[Default]	Motion Vectors are Overridden to 0 during MB Concealment	
		1		Predicted Motion Vectors are used during MB Concealment	
	0	MB Error Concealment P Slice Weight Prediction Disable Flag			
		During MB Error Concealment on P slice, weight prediction is disabled to improve image quality. This bit can be set to preserve the original weight prediction. This bit does not affect normal decoded MB.			
		Value	Name	Description	
		0	[Default]	Weight Prediction is Disabled during MB Concealment.	
		1		Weight Prediction will not be overridden during MB Concealment.	
1	31:16	First MB Byte Offset of Slice Data or Slice Header			
		Programming Notes			
		MFX supports only DXVA2 Long and Short Format.			
	15:8	Reserved			
		Access:		RO	
		Format:		MBZ	
	7	Fix Prev Mb Skipped			
		Enables an alternative method for decoding mb_skipped, to cope with an encoder that codes a skipped MB as a direct MB with no coefficient.			

Inline Data Description for MFD_AVC_BSD_Object

	6:5	Reserved		
		Access:		RO
		Format:		MBZ
	4	Emulation Prevention Byte Present		
		Value	Name	Description
		0		H/W needs to perform Emulation Byte Removal
		1		H/W does not need to perform Emulation Byte Removal
	3	LastSlice Flag		
		It is needed for both error concealment at the end of a picture. It is also needed to know to set the last MB in a picture correctly.		
		Value	Name	Description
		1		If the current Slice to be decoded is the very last slice of the current picture.
		0		If the current Slice to be decoded is any slice other than the very last slice of the current picture
	2:0	First Macroblock (MB)Bit Offset		
		Exists If:		//AVC Long Format Only
		Format:		U3
	This field provides the bit offset of the first macroblock of the Slice in the first byte of the input compressed bitstream.			
	2	I Slice Concealment Mode		
		This field controls how AVC decoder handle MB concealment in I Slice		
		Value	Name	
		1	Intra Concealment	
		0	Inter Concealment	
	Programming Notes			
	If this field is set to "0" (Inter Concealment), driver must provide a valid reference picture (programmed using "Concealment Reference Picture" field) for concealment reference picture.			
	In this mode, weight prediction is disabled and motion vectors are forced to 0 as well.			
	30	Reserved		
		Access:		RO
	29:24	Concealment Reference Picture + Field Bit		
		Format:		U6
		This field provides the concealment reference picture for hardware to conceal in case driver wants to specify one concealment picture. This field matches with the DPB order sent to hardware. This field applies to all I/P/B slices		

Inline Data Description for MFD_AVC_BSD_Object

		<table border="1"> <thead> <tr> <th>Bit Filed</th><th>Value</th><th>Definition</th></tr> </thead> <tbody> <tr> <td>29</td><td>MBZ</td><td>is reserved for future expansion</td></tr> <tr> <td>28:25</td><td>All</td><td>Reference Picture Number</td></tr> <tr> <td>24</td><td>All</td><td>Field Bit(if the current picture is a field picture [Frame picture must be 0])</td></tr> </tbody> </table>	Bit Filed	Value	Definition	29	MBZ	is reserved for future expansion	28:25	All	Reference Picture Number	24	All	Field Bit(if the current picture is a field picture [Frame picture must be 0])									
Bit Filed	Value	Definition																					
29	MBZ	is reserved for future expansion																					
28:25	All	Reference Picture Number																					
24	All	Field Bit(if the current picture is a field picture [Frame picture must be 0])																					
	23	<p>P Slice Concealment Mode This field controls how AVC decoder handle MB concealment in P Slice</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1</td><td>Intra Concealment</td></tr> <tr> <td>0</td><td>Inter Concealment</td></tr> </tbody> </table>	Value	Name	1	Intra Concealment	0	Inter Concealment															
Value	Name																						
1	Intra Concealment																						
0	Inter Concealment																						
	22:19	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ																	
Access:	RO																						
Format:	MBZ																						
	18:16	<p>P Slice Inter Concealment Mode This field controls how AVC decoder select reference picture for Concealment in P Slice.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>000b</td><td></td><td>Top of Reference List L0 (Use top entry of Reference List L0)</td></tr> <tr> <td>001b</td><td></td><td>Driver Specified Concealment Reference</td></tr> <tr> <td>010b</td><td></td><td>Predicted Reference (Use reference picture predicted using P-Skip Algorithm)</td></tr> <tr> <td>011b</td><td></td><td>Temporal Closest (Using POC to select the closest forward picture)[For L0: Closest POC smaller than current POC]</td></tr> <tr> <td>100b</td><td></td><td>First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)</td></tr> <tr> <td>101b-111b</td><td>Reserved</td><td></td></tr> </tbody> </table>	Value	Name	Description	000b		Top of Reference List L0 (Use top entry of Reference List L0)	001b		Driver Specified Concealment Reference	010b		Predicted Reference (Use reference picture predicted using P-Skip Algorithm)	011b		Temporal Closest (Using POC to select the closest forward picture)[For L0: Closest POC smaller than current POC]	100b		First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)	101b-111b	Reserved	
Value	Name	Description																					
000b		Top of Reference List L0 (Use top entry of Reference List L0)																					
001b		Driver Specified Concealment Reference																					
010b		Predicted Reference (Use reference picture predicted using P-Skip Algorithm)																					
011b		Temporal Closest (Using POC to select the closest forward picture)[For L0: Closest POC smaller than current POC]																					
100b		First Long Term Picture in Reference List L0 (If no long term picture available, use Temporal Closest Picture)																					
101b-111b	Reserved																						
	15	<p>B Slice Concealment Mode This field controls how AVC decoder handle MB concealment in B Slice</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1</td><td>Intra Concealment</td></tr> <tr> <td>0</td><td>Inter Concealment</td></tr> </tbody> </table>	Value	Name	1	Intra Concealment	0	Inter Concealment															
Value	Name																						
1	Intra Concealment																						
0	Inter Concealment																						
	14	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ																	
Access:	RO																						
Format:	MBZ																						
	13:12	<p>B Slice Inter Direct Type Concealment Mode AVC decoder can use Spatial or Temporal Direct for B Skip/Direct. This field determine can override the mode on how AVC decoder handles MB concealment in B slice.</p>																					

Inline Data Description for MFD_AVC_BSD_Object

		Value	Name	Description
		00b		Use Default Direct Type (slice programmed direct type)
		01b		Forced to Spatial Direct Only
		10b		Forced to Temporal Direct Only
		11b		Spatial Direct without Temporal Component (MovingBlock information)
	11	Reserved		
		Access:		RO
		Format:		MBZ
	10:8	B Slice Spatial Inter Concealment Mode This field controls how AVC decoder select reference picture for Spatial Inter Concealment in B Slice.		
		Value	Name	Description
		000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1).
		001b		Driver Specified Concealment Reference
		011b		Temporal Closest (Using POC to select the closest forward picture)[For L0: Closest POC smaller than current POC][For L1: Closest POC larger than current POC]
		100b		" First Long Term Picture in Reference List L0/L1 (If no long term picture available, use Temporal Closest Picture)
		101b-111b	Reserved	
	7	Reserved		
		Access:		RO
		Format:		MBZ
	6:4	B Slice Temporal Inter Concealment Mode This field controls how AVC decoder select reference picture for Temporal Inter Concealment in B Slice		
		Value	Name	Description
		000b		Top of Reference List L0/L1 (Use top entry of Reference List L0/L1)
		001b		Driver Specified Concealment Reference
		010b		Predicted Reference (Use reference picture predicted using B-Skip Algorithm)
		011b		" Temporal Closest (Using POC to select the closest forward picture)[For L0: Closest POC smaller than current POC][For L1: Closest POC larger than current POC]
		100b		First Long Term Picture in Reference List L0/L1(If no long term picture available, use Temporal Closest Picture)
		101b-111b	Reserved	

Inline Data Description for MFD_AVC_BSD_Object

	3:2	Reserved		
		Access:		
		Format:		
	1	Intra 8x8/4x4 Prediction Error Concealment Control Bit This field controls if AVC goes into MB concealment mode (next MB) when an error is detected on Intra8x8/4x4 Prediction Mode (these 2 modes have fixed coding so it may not affect the bitstream).		
Value	Name	Description		
0		AVC decoder will NOT go into MB concealment when Intra8x8/4x4 Prediction mode is incorrect.		
1		AVC decoder will go into MB concealment when Intra8x8/4x4 Prediction mode is incorrect.		
	0	Intra Prediction Error Control Bit (applied to Intra16x16/Intra8x8/Intra4x4 Luma and Chroma) This field controls if AVC decoder will fix Intra Prediction Mode if the decoded value is incorrect according to MB position.		
Value	Name	Description		
0		AVC decoder will detect and fix Intra Prediction Mode Errors.		
1		AVC decoder will retain the Intra Prediction value decoded from bitstream.		

Inline Data Description in MPEG2-IT Mode

Inline Data Description in MPEG2-IT Mode																							
DWord	Bit	Description																					
0	31:28	Motion Vertical Field Select A bit-wise representation of a long [2][2] array as defined in #167;6.3.17.2 of the ISO/IEC 13818-2 (see also #167;7.6.4).																					
		<table border="1"> <thead> <tr> <th>Bit</th> <th>MVector[r]</th> <th>MVector[s]</th> <th>MotionVerticalFieldSelect Index</th> </tr> </thead> <tbody> <tr> <td>28</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>29</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>30</td> <td>1</td> <td>0</td> <td>2</td> </tr> <tr> <td>31</td> <td>1</td> <td>1</td> <td>3</td> </tr> </tbody> </table>		Bit	MVector[r]	MVector[s]	MotionVerticalFieldSelect Index	28	0	0	0	29	0	1	1	30	1	0	2	31	1	1	3
Bit	MVector[r]	MVector[s]	MotionVerticalFieldSelect Index																				
28	0	0	0																				
29	0	1	1																				
30	1	0	2																				
31	1	1	3																				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Top Field</td> <td>The prediction is taken from the top reference field.</td> </tr> <tr> <td>1</td> <td>Bottom Field</td> <td>The prediction is taken from the bottom reference field.</td> </tr> </tbody> </table>		Value	Name	Description	0	Top Field	The prediction is taken from the top reference field.	1	Bottom Field	The prediction is taken from the bottom reference field.											
Value	Name	Description																					
0	Top Field	The prediction is taken from the top reference field.																					
1	Bottom Field	The prediction is taken from the bottom reference field.																					
	27:26	Reserved																					
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ																
Access:	RO																						
Format:	MBZ																						
	25:24	Motion Type When combined with the destination picture type (field or frame) this Motion Type field indicates the type of motion to be applied to the macroblock. See ISO/IEC 13818-2 #167;6.3.17.1, Tables 6-17, 6-18. In particular, the device supports dual-prime motion prediction (11) in both frame and field picture type.																					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Destination = Frame Picture_Structure = 11</th> <th>Destination = Field Picture_Structure != 11</th> </tr> </thead> <tbody> <tr> <td>'00'</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>'01'</td> <td>Field</td> <td>Field</td> </tr> <tr> <td>'10'</td> <td>Frame</td> <td>16x8</td> </tr> <tr> <td>'11'</td> <td>Dual-Prime</td> <td>Dual-Prime</td> </tr> </tbody> </table>		Value	Destination = Frame Picture_Structure = 11	Destination = Field Picture_Structure != 11	'00'	Reserved	Reserved	'01'	Field	Field	'10'	Frame	16x8	'11'	Dual-Prime	Dual-Prime					
Value	Destination = Frame Picture_Structure = 11	Destination = Field Picture_Structure != 11																					
'00'	Reserved	Reserved																					
'01'	Field	Field																					
'10'	Frame	16x8																					
'11'	Dual-Prime	Dual-Prime																					

Inline Data Description in MPEG2-IT Mode

	23:22	Reserved										
		Access:	RO									
		Format:	MBZ									
	21	DCT Type This field specifies the DCT type of the current macroblock. The kernel should ignore this field when processing Cb/Cr data. See ISO/IEC 13818-2 #167;6.3.17.1. This field is zero if Coded Block Pattern is also zero (no coded blocks present).	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>MC_FRAME_DCT</td><td>Macroblock is frame DCT coded</td></tr> <tr> <td>1</td><td>MC_FIELD_DCT</td><td>Macroblock is field DCT coded</td></tr> </tbody> </table>	Value	Name	Description	0	MC_FRAME_DCT	Macroblock is frame DCT coded	1	MC_FIELD_DCT	Macroblock is field DCT coded
Value	Name	Description										
0	MC_FRAME_DCT	Macroblock is frame DCT coded										
1	MC_FIELD_DCT	Macroblock is field DCT coded										
	20:19	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO											
Format:	MBZ											
	18	Macroblock Motion Backward This field specifies if the backward motion vector is active. See ISO/IEC 13818-2 Tables B-2 through B-4.	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>No backward motion vector</td></tr> <tr> <td>1</td><td>Use backward motion vector(s)</td></tr> </tbody> </table>	Value	Name	0	No backward motion vector	1	Use backward motion vector(s)			
Value	Name											
0	No backward motion vector											
1	Use backward motion vector(s)											
	17	Macroblock Motion Forward This field specifies if the forward motion vector is active. See ISO/IEC 13818-2 Tables B-2 through B-4.	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>No forward motion vector</td></tr> <tr> <td>1</td><td>Use forward motion vector(s)</td></tr> </tbody> </table>	Value	Name	0	No forward motion vector	1	Use forward motion vector(s)			
Value	Name											
0	No forward motion vector											
1	Use forward motion vector(s)											
	16	Macroblock Intra Type This field specifies if the current macroblock is intra-coded. When set, Coded Block Pattern is ignored and no prediction is performed (i.e., no motion vectors are used). See ISO/IEC 13818-2 Tables B-2 through B-4.	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Non-intra macroblock</td></tr> <tr> <td>1</td><td>Intra macroblock</td></tr> </tbody> </table>	Value	Name	0	Non-intra macroblock	1	Intra macroblock			
Value	Name											
0	Non-intra macroblock											
1	Intra macroblock											
	15:12	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO											
Format:	MBZ											

Inline Data Description in MPEG2-IT Mode

	11:6	Coded Block Pattern	
		Format:	Enable[6]
		Bit 11: Y0	
		Bit 10: Y1	
		Bit 9: Y2	
		Bit 8: Y3	
		Bit 7: Cb4	
		Bit 6: Cr5	
	5:4	Reserved	
		Access:	RO
		Format:	MBZ
	3	LastMBInRow	
		This field indicates the last MB in each row	
	2:0	Reserved	
		Access:	RO
		Format:	MBZ
1	31:16	Reserved	
		Access:	RO
		Format:	MBZ
	15:8	VertOrigin	
		Vertical Origin In unit of macroblocks relative to the current picture (frame or field).	
	7:0	HorzOrigin	
		Horizontal Origin in unit of macroblocks.	
2	31:16	Motion Vectors - Field 0, Forward, Vertical Component	
		Each vector component is a 16-bit two's-complement value. The vector is relative to the current macroblock location. According to ISO/IEC 13818-2 Table 7-8, the valid range of each vector component is [-2048, +2047.5], implying a format of s11.1. However, it should be noted that motion vector values are sign extended to 16 bits.	
	15:0	Motion Vectors - Field 0, Forward, Horizontal Component	
3	31:16	Motion Vectors - Field 0, Backward, Vertical Component	
	15:0	Motion Vectors - Field 0, Backward, Horizontal Component	
4	31:16	Motion Vectors - Field 1, Forward, Vertical Component	
	15:0	Motion Vectors - Field 1, Forward, Horizontal Component	
5	31:16	Motion Vectors - Field 1, Backward, Vertical Component	
	15:0	Motion Vectors - Field 1, Backward, Horizontal Component	

Inline Data Description - VP8 PAK OBJECT

Inline Data Description - VP8 PAK OBJECT																
DWord	Bit	Description														
0	31:23	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
	22:20	<p>MV Format(Motion Vector Size)</p> <table border="1"> <tr> <td>Exists If:</td> <td>//IntraMbFlag = 0</td> </tr> </table> <p>This field specifies the size and format of the output motion vectors.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>Intra MB</td> <td>No Motion vectors</td> </tr> <tr> <td>100b</td> <td>Inter Predict MB (Unpacked Motion Vector Mode)</td> <td>Sixteen Motion Vectors Per MacroBlock</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td></td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This field MBZ, when the IntraMbFlag = 1.</p>	Exists If:	//IntraMbFlag = 0	Value	Name	Description	000b	Intra MB	No Motion vectors	100b	Inter Predict MB (Unpacked Motion Vector Mode)	Sixteen Motion Vectors Per MacroBlock	Others	Reserved	
Exists If:	//IntraMbFlag = 0															
Value	Name	Description														
000b	Intra MB	No Motion vectors														
100b	Inter Predict MB (Unpacked Motion Vector Mode)	Sixteen Motion Vectors Per MacroBlock														
Others	Reserved															
	19:18	<p>SegmentID</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>Segment number 0-3</p>	Format:	U2												
Format:	U2															
	17	<p>Enable Coeff Clamp</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Magnitude of coefficients of the current MB is clamped based on the clamping matrix after quantization</td> </tr> <tr> <td>0</td> <td></td> <td>No Clamping</td> </tr> </tbody> </table>	Value	Name	Description	1		Magnitude of coefficients of the current MB is clamped based on the clamping matrix after quantization	0		No Clamping					
Value	Name	Description														
1		Magnitude of coefficients of the current MB is clamped based on the clamping matrix after quantization														
0		No Clamping														
	16:14	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															

Inline Data Description - VP8 PAK OBJECT

	13	Intra MB Flag This field specifies whether the current macroblock is an Intra (I) Macroblock. For Key pictures (IsKeyFrameFlag DW2, bit[5] of MFX_VP8_PIC_STATE), this field must be set to 1.																								
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>INTER (Inter MacroBlock)</td> </tr> <tr> <td>1h</td> <td>INTRA (Intra MacroBlock)</td> </tr> </tbody> </table>	Value	Name	0h	INTER (Inter MacroBlock)	1h	INTRA (Intra MacroBlock)																		
Value	Name																									
0h	INTER (Inter MacroBlock)																									
1h	INTRA (Intra MacroBlock)																									
		Programming Notes																								
		For I-picture MB (Intra MB Flag = 1), this field must be set to 1.																								
	12:11	RefPicSelect This field specifies which reference pic (among Last Frame, Golden Frame and Alt Frame) is selected for the current macroblock when Intra MB Flag = 0.																								
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Last Frame</td> </tr> <tr> <td>01b</td> <td>Golden Frame</td> </tr> <tr> <td>10b</td> <td>Alt Frame</td> </tr> </tbody> </table>	Value	Name	00b	Last Frame	01b	Golden Frame	10b	Alt Frame																
Value	Name																									
00b	Last Frame																									
01b	Golden Frame																									
10b	Alt Frame																									
	10:8	MB Type 3-Bits - Inter/Intra MB MB Type 3Bits [10:8] specifies InterMB MV mode configurations: 16x16 or 2 16x8 or 4 8x8 or 16 4x4 when Intra MB Flag = 0 and bit [8] = IntraMB mode configurations: 4x4 or 16x16 when Intra MB Flag = 1																								
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>16x16</td> <td>Inter MB Only DW 6 bits 3:0 are used to indicate MVMode, MVMode can't be split</td> </tr> <tr> <td>001b</td> <td>2 16x8 (mv_Top Bottom)</td> <td>Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 16x8 partition, DW6 bits[3:0] are used for MVMode for second 16x8 partition.</td> </tr> <tr> <td>010b</td> <td>2 8 x16 (mv_left_right)</td> <td>Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x16 partition, DW5 bits[11:8] are used for MVMode for second 8x16 partition.</td> </tr> <tr> <td>011b</td> <td>4 8x8 (mv_quarters)</td> <td>Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x8 partition. DW5 bits[11:8] are used for MvMode for second 8x8 partition. DW6 bits[3:0] are used for MVMode for third 8x8 partition. DW6 bits[11:8] are used for MVMode for fourth 8x8 partition.</td> </tr> <tr> <td>100b</td> <td>16 4x4 (mv_16)</td> <td>Inter MB [10:8] Split MV is inferred. There are 16 partitions. Each Sub-block uses 4 bits in DW6 and DW7.</td> </tr> <tr> <td>0b</td> <td>16x16</td> <td>Intra MB [8] Only DW5, bits[3:0] are used for Y mode. For B_PRED, "16 4x4" should be used which implies B_PRED mode.</td> </tr> <tr> <td>1b</td> <td>16 4x4</td> <td>Intra MB [8] All bits in DW5 and DW6 are used to represent B_PRED modes (Bmodes) in each sub-blocks.</td> </tr> </tbody> </table>	Value	Name	Description	000b	16x16	Inter MB Only DW 6 bits 3:0 are used to indicate MVMode, MVMode can't be split	001b	2 16x8 (mv_Top Bottom)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 16x8 partition, DW6 bits[3:0] are used for MVMode for second 16x8 partition.	010b	2 8 x16 (mv_left_right)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x16 partition, DW5 bits[11:8] are used for MVMode for second 8x16 partition.	011b	4 8x8 (mv_quarters)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x8 partition. DW5 bits[11:8] are used for MvMode for second 8x8 partition. DW6 bits[3:0] are used for MVMode for third 8x8 partition. DW6 bits[11:8] are used for MVMode for fourth 8x8 partition.	100b	16 4x4 (mv_16)	Inter MB [10:8] Split MV is inferred. There are 16 partitions. Each Sub-block uses 4 bits in DW6 and DW7.	0b	16x16	Intra MB [8] Only DW5, bits[3:0] are used for Y mode. For B_PRED, "16 4x4" should be used which implies B_PRED mode.	1b	16 4x4	Intra MB [8] All bits in DW5 and DW6 are used to represent B_PRED modes (Bmodes) in each sub-blocks.
Value	Name	Description																								
000b	16x16	Inter MB Only DW 6 bits 3:0 are used to indicate MVMode, MVMode can't be split																								
001b	2 16x8 (mv_Top Bottom)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 16x8 partition, DW6 bits[3:0] are used for MVMode for second 16x8 partition.																								
010b	2 8 x16 (mv_left_right)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x16 partition, DW5 bits[11:8] are used for MVMode for second 8x16 partition.																								
011b	4 8x8 (mv_quarters)	Inter MB [10:8] Split MV is inferred. DW5 bits[3:0] are used for MVMode for first 8x8 partition. DW5 bits[11:8] are used for MvMode for second 8x8 partition. DW6 bits[3:0] are used for MVMode for third 8x8 partition. DW6 bits[11:8] are used for MVMode for fourth 8x8 partition.																								
100b	16 4x4 (mv_16)	Inter MB [10:8] Split MV is inferred. There are 16 partitions. Each Sub-block uses 4 bits in DW6 and DW7.																								
0b	16x16	Intra MB [8] Only DW5, bits[3:0] are used for Y mode. For B_PRED, "16 4x4" should be used which implies B_PRED mode.																								
1b	16 4x4	Intra MB [8] All bits in DW5 and DW6 are used to represent B_PRED modes (Bmodes) in each sub-blocks.																								

Inline Data Description - VP8 PAK OBJECT

	7:6	Reserved	
		Access:	RO
		Format:	MBZ
	5:4	MB UV Mode	
		Value	Name
		0	DC_PRED
		1	V_PRED
		2	H_PRED
		3	TM_PRED
	3	Reserved	
		Access:	RO
		Format:	MBZ
	2	Skip MB Flag	
		This field is equivalent to mb_skip_flag in VP8 spec.	
		Programming Notes	
		By setting this field to 1, it forces an Inter MacroBlock to be encoded as a skipped MacroBlock	
	1:0	Reserved	
		Access:	RO
		Format:	MBZ
1	31:24	Reserved	
		Access:	RO
		Format:	MBZ
	23:16	MbYCnt (Vertical Origin)	
		Format:	U8
		This field specifies the vertical origin of current macroblock in the destination picture in units of macroblocks.	
	15:8	Reserved	
		Access:	RO
		Format:	MBZ
	7:0	MbXCnt (Horizontal Origin)	
		Format:	U8
		This field specifies the horizontal origin of current macroblock in the destination picture in units of macroblocks.	
2	31:28	B Mode for SubBlock7 (Y mode for the macroblock in non-B mode)	
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.	
	27:24	B Mode for SubBlock6 (Y mode for the macroblock in non-B mode)	
		For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.	

Inline Data Description - VP8 PAK OBJECT

	23:20	B Mode for SubBlock5 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	19:16	B Mode for SubBlock4 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	15:12	B Mode for SubBlock3 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	11:8	B Mode for SubBlock2 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	7:4	B Mode for SubBlock1 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	3:0	B Mode for SubBlock0 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
3	31:28	B Mode for SubBlock15 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	27:24	B Mode for SubBlock14(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	23:20	B Mode for SubBlock13(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	19:16	B Mode for SubBlock12(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	15:12	B Mode for SubBlock11(Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	11:8	B Mode for SubBlock10 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	7:4	B Mode for SubBlock9 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
	3:0	B Mode for SubBlock8 (Y mode for the macroblock in non-B mode) For Y-Mode and B-Mode Assignments refer to the assignment lists below this table.				
4	31:30	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:16	MV Y FWD 0 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">S13</td> </tr> </table> <p>The value of the y component of this motion vector for FWD block 0. Max value +/-1024 full pel (+/- 8192 1/8th pel) precision</p>	Format:	S13		
Format:	S13					
	15:14	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Inline Data Description - VP8 PAK OBJECT

	13:0	MV X FWD 0	Format:	S13	
		The value of the x component of this motion vector for FWD block 0. Max value +/-1024 full pel (+/- 8192 1/8th pel) precision			
5	31:30	Reserved	Access:	RO	
		Format:	MBZ		
	29:16	MV Y FWD 1	Format:	S13	
		The value of the y component of this motion vector for FWD block 1.			
	15:14	Reserved	Access:	RO	
		Format:	MBZ		
	13:0	MV X FWD 1	Format:	S13	
		The value of the x component of this motion vector for FWD block 1.			
6	31:30	Reserved	Access:	RO	
		Format:	MBZ		
	29:16	MV Y FWD 2	Format:	S13	
		The value of the y component of this motion vector for FWD block 2.			
	15:14	Reserved	Access:	RO	
		Format:	MBZ		
	13:0	MV X FWD 2	Format:	S13	
		The value of the x component of this motion vector for FWD block 2.			
7	31:30	Reserved	Access:	RO	
		Format:	MBZ		
	29:16	MV Y FWD 3	Format:	S13	
		The value of the y component of this motion vector for FWD block 3.			
	15:14	Reserved	Access:	RO	
		Format:	MBZ		

Inline Data Description - VP8 PAK OBJECT

	13:0	MV X FWD 3		
		Format:	S13	
		The value of the x component of this motion vector for FWD block 3.		
8	31:30	Reserved		
		Access:	RO	
		Format:	MBZ	
	29:16	MV Y BWD 0		
		Format:	S13	
		The value of the y component of this motion vector for BWD block 0.		
	15:14	Reserved		
		Access:	RO	
		Format:	MBZ	
	13:0	MV X BWD 0		
		Format:	S13	
		The value of the x component of this motion vector for BWD block 0.		
9	31:30	Reserved		
		Access:	RO	
		Format:	MBZ	
	29:16	MV Y BWD 1		
		Format:	S13	
		The value of the y component of this motion vector for BWD block 1.		
	15:14	Reserved		
		Access:	RO	
		Format:	MBZ	
	13:0	MV X BWD 1		
		Format:	S13	
		The value of the x component of this motion vector for BWD block 1.		
10	31:30	Reserved		
		Access:	RO	
		Format:	MBZ	
	29:16	MV Y BWD 2		
		Format:	S13	
		The value of the y component of this motion vector for BWD block 2.		
	15:14	Reserved		
		Access:	RO	
		Format:	MBZ	

Inline Data Description - VP8 PAK OBJECT

	13:0	MV X BWD 2	
		Format:	S13
The value of the x component of this motion vector for BWD block 2.			
11	31:30	Reserved	
		Access:	RO
		Format:	MBZ
	29:16	MV Y BWD 3	
		Format:	S13
The value of the y component of this motion vector for BWD block 3.			
	15:14	Reserved	
		Access:	RO
		Format:	MBZ
	13:0	MV X BWD 3	
		Format:	S13
The value of the x component of this motion vector for BWD block 3.			

INTERFACE_DESCRIPTOR_DATA

INTERFACE_DESCRIPTOR_DATA - INTERFACE_DESCRIPTOR_DATA										
DWord	Bit	Description								
0..1	63:32	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
31:6	<p>Kernel Start Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>InstructionBaseOffset[31:6]</td> </tr> </table> <p>Specifies the 64-byte aligned address offset of the first instruction in the kernel. This pointer is relative to the Instruction Base Address.</p>	Format:	InstructionBaseOffset[31:6]							
Format:	InstructionBaseOffset[31:6]									
5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
2	31:21	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
20	<p>Thread Preemption disable</p> <p>This field specifies whether, when dispatched, the thread is allowed to stop in middle on receiving mid-thread pre-emption request.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable [Default]</td> <td>Thread is pre-empted on receiving pre-emption indication.</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>Thread is preempted only in case of page-fault.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable [Default]	Thread is pre-empted on receiving pre-emption indication.	1h	Enable	Thread is preempted only in case of page-fault.
Value	Name	Description								
0h	Disable [Default]	Thread is pre-empted on receiving pre-emption indication.								
1h	Enable	Thread is preempted only in case of page-fault.								
19	<p>Denorm Mode</p> <p>This field specifies how Float denormalized numbers are handles in the dispatched thread.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Ftz</td> <td>Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.</td> </tr> <tr> <td>1h</td> <td>SetByKernel</td> <td>Denorms will be handled in by kernel.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.	1h	SetByKernel	Denorms will be handled in by kernel.
Value	Name	Description								
0h	Ftz	Float denorms will be flushed to zero when appearing as inputs; denorms will never come out of instructions. Double precision float and half precision float numbers are not flushed to zero.								
1h	SetByKernel	Denorms will be handled in by kernel.								

INTERFACE_DESCRIPTOR_DATA - INTERFACE_DESCRIPTOR_DATA

	18	Single Program Flow Specifies whether the kernel program has a single program flow (SIMDnxm with m = 1) or multiple program flows (SIMDnxm with m > 1).						
		<table border="1"> <thead> <tr> <th style="background-color: #d9e1f2;">Value</th> <th style="background-color: #d9e1f2;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Multiple</td> </tr> <tr> <td>1h</td> <td>Single</td> </tr> </tbody> </table>	Value	Name	0h	Multiple	1h	Single
Value	Name							
0h	Multiple							
1h	Single							
	17	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	16	Floating Point Mode Specifies the floating point mode used by the dispatched thread.						
		<table border="1"> <thead> <tr> <th style="background-color: #d9e1f2;">Value</th> <th style="background-color: #d9e1f2;">Name</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>IEEE-754</td> </tr> <tr> <td>1h</td> <td>Alternate</td> </tr> </tbody> </table>	Value	Name	0h	IEEE-754	1h	Alternate
Value	Name							
0h	IEEE-754							
1h	Alternate							
	15:14	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	13	Illegal Opcode Exception Enable Format: <input type="checkbox"/> Enable This bit gets loaded into EU CR0.1[12] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .						
	12	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	11	Mask Stack Exception Enable Format: <input type="checkbox"/> Enable This bit gets loaded into EU CR0.1[11]. See <i>Exceptions and ISA Execution Environment</i> .						
	10:8	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	7	Software Exception Enable Format: <input type="checkbox"/> Enable This bit gets loaded into EU CR0.1[13] (note the bit # difference). See <i>Exceptions and ISA Execution Environment</i> .						
	6:2	Reserved						
		<table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							

INTERFACE_DESCRIPTOR_DATA - INTERFACE_DESCRIPTOR_DATA

	1:0	Reserved								
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
3	31:5	Sampler State Pointer <table border="1"> <tr> <td>Format:</td><td>DynamicStateOffset[31:5]SAMPLER_STATE</td></tr> </table> <p>Specifies the 32-byte aligned address offset of the sampler state table. This pointer is relative to the Dynamic State Base Address.</p>	Format:	DynamicStateOffset[31:5]SAMPLER_STATE						
Format:	DynamicStateOffset[31:5]SAMPLER_STATE									
	4:2	Sampler Count <table border="1"> <tr> <td>Format:</td><td>SAMPLER_STATE_COUNT</td></tr> </table> <p>Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries.</p>	Format:	SAMPLER_STATE_COUNT						
Format:	SAMPLER_STATE_COUNT									
	1:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
4	31:21	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	20:5	Binding Table Pointer <table border="1"> <tr> <td>Format:</td><td>SurfaceStateOffset[20:5]SW Generated BINDING_TABLE_STATE*256</td></tr> </table> <p>Specifies the 32-byte aligned address of the binding table. The binding table absolute address is based on the addition of the Binding Table Pointer and Binding Table Pool Base Address.</p>	Format:	SurfaceStateOffset[20:5]SW Generated BINDING_TABLE_STATE*256						
Format:	SurfaceStateOffset[20:5]SW Generated BINDING_TABLE_STATE*256									
	4:0	Binding Table Entry Count <table border="1"> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Prefetch disabled [Default]</td></tr> <tr> <td>[1,31]</td><td>Prefetch count</td></tr> </tbody> </table>	Format:	U5	Value	Name	0	Prefetch disabled [Default]	[1,31]	Prefetch count
Format:	U5									
Value	Name									
0	Prefetch disabled [Default]									
[1,31]	Prefetch count									
		<p style="text-align: center;">Programming Notes</p> <p>Typically set to 0 to avoid prefetching on every thread dispatch.</p>								
		<p>The maximum number of prefetched binding table entries is limited to 31. For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p>								

INTERFACE_DESCRIPTOR_DATA - INTERFACE_DESCRIPTOR_DATA																											
5	31	BTD mode If this field is valid, it means that the Compute pipeline is dispatching BTD threads.																									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Disable [Default]</td><td>Normal thread dispatch</td><td></td></tr> <tr> <td>1b</td><td>Enable</td><td></td><td> When walker dispatched compute kernels either perform messages to the Bindless Thread Dispatch (BTD) shared function or Ray Tracing HW shared function, this bit must be enabled. When this bit is enabled, the BTD stack IDs are passed in the compute kernelR1. See GPGPU_R1_BTD. When this bit is enabled, neither SLM nor barrier is available. </td></tr> </tbody> </table>		Value	Name	Description	Programming Notes	0b	Disable [Default]	Normal thread dispatch		1b	Enable		When walker dispatched compute kernels either perform messages to the Bindless Thread Dispatch (BTD) shared function or Ray Tracing HW shared function, this bit must be enabled. When this bit is enabled, the BTD stack IDs are passed in the compute kernelR1. See GPGPU_R1_BTD . When this bit is enabled, neither SLM nor barrier is available.												
Value	Name	Description	Programming Notes																								
0b	Disable [Default]	Normal thread dispatch																									
1b	Enable		When walker dispatched compute kernels either perform messages to the Bindless Thread Dispatch (BTD) shared function or Ray Tracing HW shared function, this bit must be enabled. When this bit is enabled, the BTD stack IDs are passed in the compute kernelR1. See GPGPU_R1_BTD . When this bit is enabled, neither SLM nor barrier is available.																								
	30:28	Number of Barriers <table border="1"> <tr> <td>Format:</td><td>BARRIER_SIZE</td></tr> </table> Specifies number of barriers in the threadgroup.		Format:	BARRIER_SIZE																						
Format:	BARRIER_SIZE																										
	27:26	Thread Group Dispatch Size Provides a mechanism for Software to tune the settings based on WLs to evenly distribute the threads across the entire m/c. The recommended settings is just a guidance and not a programming requirement.																									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Programming Notes</th></tr> </thead> <tbody> <tr> <td>00b</td><td>TG size 8 [Default]</td><td>The dispatch size is 8 thread groups.</td><td>This value is recommended when the # of threads in the TG is between 1 .. 16.</td></tr> <tr> <td>01b</td><td>TG size 4</td><td>The dispatch size is 4 thread groups.</td><td>This value is recommended when the # of threads in the TG is between 17 .. 32.</td></tr> <tr> <td>10b</td><td>TG size 2</td><td>The dispatch size is 2 thread groups.</td><td>This value is recommended when the # of threads in the TG is greater than 32.</td></tr> <tr> <td>11b</td><td>TG size 1</td><td>The dispatch size is 1 thread groups.</td><td></td></tr> <tr> <td>11b</td><td>Reserved</td><td>Reserved</td><td></td></tr> </tbody> </table>		Value	Name	Description	Programming Notes	00b	TG size 8 [Default]	The dispatch size is 8 thread groups.	This value is recommended when the # of threads in the TG is between 1 .. 16.	01b	TG size 4	The dispatch size is 4 thread groups.	This value is recommended when the # of threads in the TG is between 17 .. 32.	10b	TG size 2	The dispatch size is 2 thread groups.	This value is recommended when the # of threads in the TG is greater than 32.	11b	TG size 1	The dispatch size is 1 thread groups.		11b	Reserved	Reserved	
Value	Name	Description	Programming Notes																								
00b	TG size 8 [Default]	The dispatch size is 8 thread groups.	This value is recommended when the # of threads in the TG is between 1 .. 16.																								
01b	TG size 4	The dispatch size is 4 thread groups.	This value is recommended when the # of threads in the TG is between 17 .. 32.																								
10b	TG size 2	The dispatch size is 2 thread groups.	This value is recommended when the # of threads in the TG is greater than 32.																								
11b	TG size 1	The dispatch size is 1 thread groups.																									
11b	Reserved	Reserved																									
	25:24	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>		Access:	RO	Format:	MBZ																				
Access:	RO																										
Format:	MBZ																										
	23:22	Rounding Mode <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>00b</td><td>RTNE [Default]</td><td>Round to Nearest Even</td></tr> <tr> <td>01b</td><td>RU</td><td>Round toward +Infinity</td></tr> <tr> <td>10b</td><td>RD</td><td>Round toward -Infinity</td></tr> </table>		Format:	U2	Value	Name	Description	00b	RTNE [Default]	Round to Nearest Even	01b	RU	Round toward +Infinity	10b	RD	Round toward -Infinity										
Format:	U2																										
Value	Name	Description																									
00b	RTNE [Default]	Round to Nearest Even																									
01b	RU	Round toward +Infinity																									
10b	RD	Round toward -Infinity																									

INTERFACE_DESCRIPTOR_DATA - INTERFACE_DESCRIPTOR_DATA

	11b	RTZ	Round toward Zero									
21	Reserved											
20:16	Shared Local Memory Size											
	Format:	SLM_SIZE										
	This field indicates how much Shared Local Memory the thread group requires.											
15:13	Reserved											
	Access:	RO										
	Format:	MBZ										
12:10	Reserved											
	Access:	RO										
	Format:	MBZ										
9:0	Number of Threads in GPGPU Thread Group											
	Format:	U10										
	Description											
	Specifies the number of threads that are in this thread group.											
	Setting TG size greater than 110 without setting the "Compute over dispatch disable in CFE_STATE[11]" can result in performance issues.											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th> <th style="text-align: center; background-color: #e0e0ff;">Name</th> <th style="text-align: center; background-color: #e0e0ff;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[1,128]</td><td style="text-align: center;">[Default]</td><td></td></tr> <tr> <td style="text-align: center;">[1,64]</td><td></td><td>The minimum value is 1.</td></tr> </tbody> </table>			Value	Name	Description	[1,128]	[Default]		[1,64]		The minimum value is 1.
Value	Name	Description										
[1,128]	[Default]											
[1,64]		The minimum value is 1.										
	Workaround											
	Maximum number of threads per threadgroup is 64.											
	Restriction											
	When COMPUTE_WALKER Emit Local ID is enabled, the maximum size of a thread group is (1024 work items / SIMD size).											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">SIMD Size</th> <th style="text-align: center;">Restricted Valid Values</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">SIMD8</td><td style="text-align: center;">[1,128]</td></tr> <tr> <td style="text-align: center;">SIMD16</td><td style="text-align: center;">[1, 64]</td></tr> <tr> <td style="text-align: center;">SIMD32</td><td style="text-align: center;">[1, 32]</td></tr> </tbody> </table>			SIMD Size	Restricted Valid Values	SIMD8	[1,128]	SIMD16	[1, 64]	SIMD32	[1, 32]	
SIMD Size	Restricted Valid Values											
SIMD8	[1,128]											
SIMD16	[1, 64]											
SIMD32	[1, 32]											
	When COMPUTE_WALKER BTD mode is enabled, the maximum size of a thread group is (2048 work items / SIMD size).											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">SIMD Size</th> <th style="text-align: center;">Restricted Valid Values</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">SIMD8</td><td style="text-align: center;">[1,128]</td></tr> <tr> <td style="text-align: center;">SIMD16</td><td style="text-align: center;">[1, 128]</td></tr> </tbody> </table>			SIMD Size	Restricted Valid Values	SIMD8	[1,128]	SIMD16	[1, 128]			
SIMD Size	Restricted Valid Values											
SIMD8	[1,128]											
SIMD16	[1, 128]											

INTERFACE_DESCRIPTOR_DATA - INTERFACE_DESCRIPTOR_DATA

		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">SIMD32</td><td style="padding: 2px;">[1, 64]</td></tr> </table> <p>When COMPUTE_WALKER Emit Local ID is enabled, the maximum size of a thread group is (1024 work items / SIMTsize).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="padding: 2px; text-align: left;">SIMT Size</th><th style="padding: 2px; text-align: left;">Restricted Valid Values</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">SIMT16</td><td style="padding: 2px;">[1, 64]</td></tr> <tr> <td style="padding: 2px;">SIMT32</td><td style="padding: 2px;">[1, 32]</td></tr> </tbody> </table> <p>When COMPUTE_WALKER BTD mode is enabled, the maximum size of a thread group is (2048 work items / SIMTsize).</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="padding: 2px; text-align: left;">SIMT Size</th><th style="padding: 2px; text-align: left;">Restricted Valid Values</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">SIMT16</td><td style="padding: 2px;">[1, 128]</td></tr> <tr> <td style="padding: 2px;">SIMT32</td><td style="padding: 2px;">[1, 64]</td></tr> </tbody> </table>	SIMD32	[1, 64]	SIMT Size	Restricted Valid Values	SIMT16	[1, 64]	SIMT32	[1, 32]	SIMT Size	Restricted Valid Values	SIMT16	[1, 128]	SIMT32	[1, 64]
SIMD32	[1, 64]															
SIMT Size	Restricted Valid Values															
SIMT16	[1, 64]															
SIMT32	[1, 32]															
SIMT Size	Restricted Valid Values															
SIMT16	[1, 128]															
SIMT32	[1, 64]															
6	31:4	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
3:0	<p>Preferred SLM Allocation Size</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; color: red;">PREFERRED_SLM_SIZE</td> </tr> </table> <p>Specifies the Preferred SLM Allocation Size per subslice</p>	Format:	PREFERRED_SLM_SIZE													
Format:	PREFERRED_SLM_SIZE															
7	31:0	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															

INTERRUPT

INTERRUPT												
DWord	Bit	Description										
0	31:0	<p>ISR</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> </table> <p>These are the Interrupt Status Register Bits. This field contains the non-persistent values of the interrupt status bits. The IMR selects which of these interrupt conditions are reported in the persistent IIR.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Doesn't exist</td> </tr> <tr> <td>1b</td> <td>Condition Exists</td> </tr> </tbody> </table> <p>Restriction</p> <p>Some inputs to this register are short pulses. Do not use this register to sample these conditions.</p>	Access:	RO	Value	Name	0b	Condition Doesn't exist	1b	Condition Exists		
Access:	RO											
Value	Name											
0b	Condition Doesn't exist											
1b	Condition Exists											
1	31:0	<p>IMR</p> <table border="1"> <tr> <td>Access:</td> <td>R/W</td> </tr> </table> <p>These are the Interrupt Mask Register Bits. This field contains a bit mask which selects which interrupt bits from the ISR are reported in the IIR.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>FFFFFFFh</td> <td>All interrupts masked [Default]</td> </tr> <tr> <td>0b</td> <td>Not Masked</td> </tr> <tr> <td>1b</td> <td>Masked</td> </tr> </tbody> </table>	Access:	R/W	Value	Name	FFFFFFFh	All interrupts masked [Default]	0b	Not Masked	1b	Masked
Access:	R/W											
Value	Name											
FFFFFFFh	All interrupts masked [Default]											
0b	Not Masked											
1b	Masked											
2	31:0	<p>IIR</p> <table border="1"> <tr> <td>Access:</td> <td>R/WC</td> </tr> </table> <p>These are the Interrupt Identity Register Bits. This field holds the persistent values of the interrupt bits from the ISR which are unmasked by the IMR. The IER enables an interrupt to be generated when the corresponding bit in the IIR becomes set. A disabled interrupt will still appear in the IIR. Bits set in this register will remain set (persist) until the interrupt condition is cleared by writing a '1' to the appropriate bits.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Condition Not Detected</td> </tr> <tr> <td>1b</td> <td>Condition Detected</td> </tr> </tbody> </table>	Access:	R/WC	Value	Name	0b	Condition Not Detected	1b	Condition Detected		
Access:	R/WC											
Value	Name											
0b	Condition Not Detected											
1b	Condition Detected											

INTERRUPT

Programming Notes For each bit, the IIR can store a second pending interrupt if two or more of the same interrupt conditions occur before the first condition is cleared. Upon clearing the first interrupt, the IIR bit will momentarily go low, then return high to indicate there is second interrupt pending.								
3	31:0	IER Access: R/W These are the Interrupt Enable Register Bits. The field enables an interrupt to be generated when the corresponding bit in the IIR becomes set. A disabled interrupt will still appear in the IIR. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Disabled</td></tr> <tr> <td>1b</td><td>Enabled</td></tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled
Value	Name							
0b	Disabled							
1b	Enabled							

Interrupt Source Report Format

INT_SRC_RPT_FORMAT - Interrupt Source Report Format						
DWord	Bit	Description				
0	31:8	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
7:0	RCS					
1	31:24	CCS3				
	23:16	CCS2				
	15:8	CCS1				
	7:0	CCS0				
2	31:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
31:24	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
3	23:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
31:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
4	31:24	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
23:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
5	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:8	GUC					

INT_SRC_RPT_FORMAT - Interrupt Source Report Format

	7:0	Reserved
		Access: RO
		Format: MBZ
7	31:24	Reserved
		Access: RO
		Format: MBZ
	23:0	Reserved
		Access: RO
		Format: MBZ
8	31:24	VCS3
	23:16	VCS2
	15:8	VCS1
	7:0	VCS0
9	31:24	VCS7
	23:16	VCS6
	15:8	VCS5
	7:0	VCS4
10..14	159:0	Reserved
		Access: RO
		Format: MBZ
15	31:24	VECS0
	23:16	VECS1
	15:8	VECS2
	7:0	VECS3



Interrupt Status Report Page Format

INT_STATUS_RPT_PAGE_FORMAT - Interrupt Status Report Page Format

INT_STATUS_RPT_PAGE_FORMAT - Interrupt Status Report Page Format

0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000, 0x00000000, 0x00000000, 0x00000000

Each engine reports an 16byte interrupt status to its corresponding assigned octword offset (16 Byte) in the below cacheline. Each byte in the interrupt status corresponds to one of the engine's interrupt, A value of FFh against an interrupt indicates interrupt occurred while value of 00h corresponds to interrupt cleared. HW sets the interrupt and SW (Interrupt Service Routine)resets the interrupt once processed.

DWord	Bit	Description
0..3	127:0	RCS
4..15	383:0	Reserved Access: RO Format: MBZ
16..19	127:0	CCS0
20..23	127:0	CCS1
24..27	127:0	CCS2
28..31	127:0	CCS3
32..59	895:0	Reserved Access: RO Format: MBZ
60..63	127:0	Reserved Access: RO Format: MBZ
64..87	767:0	Reserved Access: RO Format: MBZ
88..91	127:0	Reserved Access: RO Format: MBZ
92..95	127:0	Reserved Access: RO Format: MBZ
96..99	127:0	Reserved Access: RO Format: MBZ
100..103	127:0	GUC

INT_STATUS_RPT_PAGE_FORMAT - Interrupt Status Report Page Format

104..123	639:0	Reserved
		Access: RO
		Format: MBZ
124..127	127:0	Reserved
		Access: RO
		Format: MBZ
128..131	127:0	VCS0
132..135	127:0	VCS1
136..139	127:0	VCS2
140..143	127:0	VCS3
144..147	127:0	VCS4
148..151	127:0	VCS5
152..155	127:0	VCS6
156..159	127:0	VCS7
160..239	2559:0	Reserved
		Access: RO
		Format: MBZ
240..243	127:0	VECS3
244..247	127:0	VECS2
248..251	127:0	VECS1
252..255	127:0	VECS0

Invalidate After Read Message Descriptor Control Field

MDC_IAR - Invalidate After Read Message Descriptor Control Field

Size (in bits): 1
 Default Value: 0x00000000

DWord	Bit	Description
0	0	Reserved
		Access:
		Format:



JPEG

JPEG		
Source:	VideoCS	
Size (in bits):	16	
Default Value:	0x00000000	
DWord	Bit	Description
0	15:5	Reserved
	Access:	RO
	Format:	MBZ
	4	Inconsistent VLD SE Error This flag indicates an inconsistent SE coded in the bit-stream. Bit-stream does not match any entries in the hauffman table.
	3	Extra Block Error This flag indicates extra block coded within an ECS data boundary.
	2	Missing block Error This flag indicates one or more blocks are missing within an ECS data boundary.
	1	Extra ECS Error This flag indicates extra ECS' coded in the bit-stream SCAN payload data.
	0	Missing ECS Error This flag indicates one or more ECS' are missing from the bit-stream SCAN payload data.

L1_CACHE_CONTROL

L1_CACHE_CONTROL			
DWord	Bit	Description	
0 2:0 Cache Policy This field defines how the read and write request data is cached in the data-port L1 cache. Global memory atomics are always treated as uncachable in L1, independent of the setting of this field.			
Value	Name	Description	
0h	WBP	Write Bypass mode: Reads are cached at high priority, and writes bypass the cache.	
1h	UC	Uncacheable mode: Both read and writes are not cached in the L1. If the line is already present in the L1, it will be evicted first.	
2h	WB	Write-back mode: For a RW L1 cache, both reads and writes are cached in the L1, at high priority (MRU position). For a RO L1 cache, reads are cached at higher priority and writes bypass the cache.	
3h	WT	Write-through mode: For a RW L1 cache, reads are cached in the L1, at high priority (MRU position), while writes are cached as write-through (kept in the L1 cache, while also written to L3). For a RO L1 cache, reads are cached at higher priority and writes bypass the cache.	
4h	WS	Write-streaming mode: For a RW L1 cache, reads and writes are cached at low priority (LRU position). For a RO L1 cache, reads are cached at low priority and writes bypass the cache.	

L3_FLUSH_ADDRESS_RANGE

L3_FLUSH_ADDRESS_RANGE - L3_FLUSH_ADDRESS_RANGE						
DWord	Bit	Description				
0..1	63:62	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
61:60	Reserved					
59:48	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
47:32	Reserved					
31:12	Reserved					
11:9	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
8:3	Reserved					
2:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

LOD Message Address Payload Control

MACD_LOD - LOD Message Address Payload Control											
DWord	Bit	Description									
0	31:4	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
3:0	LOD <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">Specifies the LOD for this slot.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>[0,14]</td><td></td><td>representing LOD</td></tr> </table>	Format:	U4	Specifies the LOD for this slot.		Value	Name	Description	[0,14]		representing LOD
Format:	U4										
Specifies the LOD for this slot.											
Value	Name	Description									
[0,14]		representing LOD									



Lower Oword Block Data Payload

MDP_OW1L - Lower Oword Block Data Payload		
DWord	Bit	Description
0.0-0.3	127:0	Oword Format: U128 Specifies the upper Oword data element
0.4-0.7	127:0	Reserved Access: RO Format: MBZ

LRI Data Entry

LRI_DATA - LRI Data Entry						
DWord	Bit	Description				
0..1	63:55	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	54:32	MMIO <table border="1"> <tr> <td>Format:</td><td>U23</td></tr> </table> Programming Notes <table border="1"> <tr> <td>Bits [1:0] MBZ</td></tr> </table>	Format:	U23	Bits [1:0] MBZ	
Format:	U23					
Bits [1:0] MBZ						
	31:0	Data <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table>	Format:	U32		
Format:	U32					

MacroOperand

MacroOperand												
DWord	Bit	Description										
0	13:6	RegNum										
		Format:	U8									
		This field provide the register number for the operand. For a GRF register, is the part of a register address that aligns to a 256-bit (32-byte) boundary. For an ARF register, this field is encoded such that MSBs identify the architecture register type and LSBs provide the register number. An ARF register can only be destination or Source 0. Any Source 1 or Source 2 operands cannot be ARF registers. RegNum and SubRegNum together provide the byte-aligned address for the origin of a register region. RegNum provides bits 12:5 of that address. This field applies to both source and destination operands.										
	5	Reserved										
		Access:	RO									
		Format:	MBZ									
	4:1	SpecialAccNum										
		This field specifies the accumulator numbers used by the IEEE macro instructions (madm and math.invm/math.rsqt).The 8 special accumulators, acc2 to acc9 are encoded consecutively from 0000b to 0111b and noacc, indicating no special accumulator used is encoded as 1000b										
	0	RegFile										
		This field indicate whether Architecture register file or General register file are selected.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>ARF</td> <td>Architecture Register File. Only allowed for Source 0 or Destination.</td> </tr> <tr> <td>1</td> <td>GRF</td> <td>General Register File. Allowed for any Source or Destination.</td> </tr> </tbody> </table>		Value	Name	Description	0	ARF	Architecture Register File. Only allowed for Source 0 or Destination.	1	GRF	General Register File. Allowed for any Source or Destination.
Value	Name	Description										
0	ARF	Architecture Register File. Only allowed for Source 0 or Destination.										
1	GRF	General Register File. Allowed for any Source or Destination.										

Manageability Engine Interrupt Vector

CSME_INTR_VEC - Manageability Engine Interrupt Vector						
DWord	Bit	Description				
0	15:2	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
1	CSME Response <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>CSME sets this bit in the interrupt when responding to GuC initiated transaction for:</p> <ul style="list-style-type: none"> • Response to wake up request from GuC • Payload message sent to ME_MESG, ME_DATA for a GuC request 	Format:	U1			
Format:	U1					
0	CSME Request <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>CSME sets this bit in the interrupt when CSME initiates the transaction for:</p> <ul style="list-style-type: none"> • CSME to GuC wake up request • Payload message sent to ME_MESG, ME_DATA for CMSE initiated request 	Format:	U1			
Format:	U1					

MEDIA_SURFACE_STATE

MEDIA_SURFACE_STATE												
DWord	Bit	Description										
0	31:30	<p>Rotation</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>No Rotation or 0 Degree</td> </tr> <tr> <td>01b</td> <td>90 Degree Rotation</td> </tr> <tr> <td>10b</td> <td>180 Degree Rotation</td> </tr> <tr> <td>11b</td> <td>270 Degree Rotation</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Rotation is not supported with HDC direct write messages.</p>	Value	Name	00b	No Rotation or 0 Degree	01b	90 Degree Rotation	10b	180 Degree Rotation	11b	270 Degree Rotation
Value	Name											
00b	No Rotation or 0 Degree											
01b	90 Degree Rotation											
10b	180 Degree Rotation											
11b	270 Degree Rotation											
<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>			Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											
<p>X Offset</p> <table border="1"> <tr> <td>Exists If:</td> <td>//[Surface Format] is one of Planar Formats</td> </tr> <tr> <td>Format:</td> <td>U7</td> </tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface. This field effectively loosens the alignment restrictions on the origin of tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be specified at a finer (4-wide x 4-high pixel) resolution.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,127]</td> <td></td> <td>In multiples of 4 (low 2 bits missing)</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>For linear surfaces and Packed Formats, this field must be zero.</p> <p>For Surface Format with 8 bits per element, this field must be a multiple of 16.</p> <p>For Surface Format with 16 bits per element, this field must be a multiple of 8.</p>			Exists If:	//[Surface Format] is one of Planar Formats	Format:	U7	Value	Name	Description	[0,127]		In multiples of 4 (low 2 bits missing)
Exists If:	//[Surface Format] is one of Planar Formats											
Format:	U7											
Value	Name	Description										
[0,127]		In multiples of 4 (low 2 bits missing)										

MEDIA_SURFACE_STATE

	19:16	Y Offset								
		<table border="1"> <tr> <td>Exists If:</td><td>//[Surface Format] is one of Planar Formats</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table>	Exists If:	//[Surface Format] is one of Planar Formats	Format:	U4				
Exists If:	//[Surface Format] is one of Planar Formats									
Format:	U4									
		This field specifies the vertical offset in rows from the Surface Base Address to the start of the surface. (See additional description in the X Offset field)								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,15]</td><td></td><td>In multiples of 4 (low two bits missing)</td></tr> </tbody> </table>			Value	Name	Description	[0,15]		In multiples of 4 (low two bits missing)
Value	Name	Description								
[0,15]		In multiples of 4 (low two bits missing)								
		Programming Notes								
		For linear surfaces and Packed Formats, this field must be zero.								
	15:12	Reserved								
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	11:5	Reserved11_5								
	4:0	Compression Format								
		<table border="1"> <tr> <td>Format:</td><td>Media Compression Format</td></tr> <tr> <td>Format:</td><td>Render Compression Format</td></tr> </table>	Format:	Media Compression Format	Format:	Render Compression Format				
Format:	Media Compression Format									
Format:	Render Compression Format									
		Specifies the compression format.								
1	31:18	Height								
		<table border="1"> <tr> <td>Format:</td><td>U14-1</td></tr> </table>	Format:	U14-1						
Format:	U14-1									
		This field specifies the height of the surface in units of pixels. For PLANAR surface formats, this field indicates the height of the Y (luma) plane.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,16383]</td><td></td><td>representing heights [1,16384]</td></tr> </tbody> </table>	Value	Name	Description	[0,16383]		representing heights [1,16384]		
Value	Name	Description								
[0,16383]		representing heights [1,16384]								
		Programming Notes								
		Height (field value + 1) must be a multiple of 2 for PLANAR_420 surfaces. If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame.								
	17:4	Width								
		<table border="1"> <tr> <td>Format:</td><td>U14-1</td></tr> </table>	Format:	U14-1						
Format:	U14-1									
		This field specifies the width of the surface in units of pixels. For PLANAR surface formats, this field indicates the width of the Y (luma) plane.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,16383]</td><td></td><td>representing widths [1,16383]</td></tr> </tbody> </table>	Value	Name	Description	[0,16383]		representing widths [1,16383]		
Value	Name	Description								
[0,16383]		representing widths [1,16383]								

MEDIA_SURFACE_STATE

Programming Notes <ul style="list-style-type: none"> The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). Width (field value + 1) must be a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* and Y16_UNORM surfaces, and must be a multiple of 4 for PLANAR_411 and Y8_UNORM_VA surfaces. For deinterlace messages, the Width (field value + 1) must be a multiple of 8. 																													
Width (field value + 1) must be a multiple of 2 for PLANAR_420_16																													
For Y16_UNORM format width should be in multiple of 2																													
Picture Structure Specifies the encoding of the current picture. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td><td>Frame Picture</td></tr> <tr> <td style="text-align: center;">01b</td><td>Top Field Picture</td></tr> <tr> <td style="text-align: center;">10b</td><td>Bottom Field Picture</td></tr> <tr> <td style="text-align: center;">11b</td><td>Invalid, not allowed</td></tr> </tbody> </table>			Value	Name	00b	Frame Picture	01b	Top Field Picture	10b	Bottom Field Picture	11b	Invalid, not allowed																	
Value	Name																												
00b	Frame Picture																												
01b	Top Field Picture																												
10b	Bottom Field Picture																												
11b	Invalid, not allowed																												
Cr(V)/Cb(U) Pixel Offset V Direction <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Default Value:</td><td style="width: 50%; text-align: center;">0</td></tr> <tr> <td>Format:</td><td style="text-align: center;">U0.2</td></tr> </table> Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction			Default Value:	0	Format:	U0.2																							
Default Value:	0																												
Format:	U0.2																												
Programming Notes This field is ignored for all formats except for PLANAR_420_8 and PLANAR_420_16 This offset has been increased from 2 bits to 3 bits to support U1.2 format, and the MSB bit is added as Pixel Offset V Direction MSB in DWord 2. Valid values for the combined field range from 0 to 4.																													
Surface Format Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th><th style="text-align: center; background-color: #e0e0ff;">Name</th><th style="text-align: center; background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>YCRCB_NORMAL</td><td></td></tr> <tr> <td style="text-align: center;">1</td><td>YCRCB_SWAPUVY</td><td></td></tr> <tr> <td style="text-align: center;">2</td><td>YCRCB_SWAPUV</td><td></td></tr> <tr> <td style="text-align: center;">3</td><td>YCRCB_SWAPY</td><td></td></tr> <tr> <td style="text-align: center;">4</td><td>PLANAR_420_8</td><td></td></tr> <tr> <td style="text-align: center;">8</td><td>R10G10B10A2_UNORM</td><td>Sample_8x8 only</td></tr> <tr> <td style="text-align: center;">11</td><td>R8_UNORM (Cr/Cb)</td><td></td></tr> <tr> <td style="text-align: center;">12</td><td>Y8_UNORM</td><td></td></tr> </tbody> </table>			Value	Name	Description	0	YCRCB_NORMAL		1	YCRCB_SWAPUVY		2	YCRCB_SWAPUV		3	YCRCB_SWAPY		4	PLANAR_420_8		8	R10G10B10A2_UNORM	Sample_8x8 only	11	R8_UNORM (Cr/Cb)		12	Y8_UNORM	
Value	Name	Description																											
0	YCRCB_NORMAL																												
1	YCRCB_SWAPUVY																												
2	YCRCB_SWAPUV																												
3	YCRCB_SWAPY																												
4	PLANAR_420_8																												
8	R10G10B10A2_UNORM	Sample_8x8 only																											
11	R8_UNORM (Cr/Cb)																												
12	Y8_UNORM																												

MEDIA_SURFACE_STATE

		13	A8Y8U8V8_UNORM							
		14	B8G8R8A8_UNORM	Sample_8x8 AVS only						
		15	R16G16B16A16	Sample_8x8 AVS only						
		18	PLANAR_422_8							
		Others	Reserved							
26	Interleave Chroma	Format:	Enable	This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats.						
25	Cr(V)/Cb(U) Pixel Offset U Direction	Default Value:	0	Specifies the distance to the U/V values with respect to the even numbered Y channels in the U direction						
		Format:	U0.1							
		Programming Notes								
		This field must be zero for all formats except PLANAR_420_16, PLANAR_420_8, PLANAR_422_8, YCRCB_NORMAL, YCRCB_SWAPUVY, YCRCB_SWAPUV, YCRCB_SWAPY.								
24	Cr(V)/Cb(U) Pixel Offset V Direction MSB	Default Value:	0	Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction						
		Format:	U1							
		Programming Notes								
		This field is must be zero for all formats except?PLANAR_420_16 and PLANAR_420_8								
		This offset has been increased from 2 bits to 3 bits as U1.2 format and this bit is used in conjunction with the bits in the Cr(V)/Cb(U) Pixel Offset V Direction field in DWord 1, which contain the rest of the bits for offset V-direction. Valid values for the combined field range from 0 to 4.								
23	Memory Compression Type	Specifies the type of memory compression used.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0e0ff;">Value</th> <th style="text-align: center; background-color: #e0e0ff;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Media Compression</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Render Compression</td> </tr> </tbody> </table>			Value	Name	0	Media Compression	1	Render Compression
Value	Name									
0	Media Compression									
1	Render Compression									
22	Memory Compression Enable	Format:	Enable	This surface may contain compressed or compressible pixels. Memory compression will be attempted for writes to this surface. Reads from this surface will check for compressed data.						

MEDIA_SURFACE_STATE

Programming Notes The compression control must have 0 value for non-tileY modes. Please refer to vol1a Memory Data Formats chapter -- section Media Memory Compression for more details, including format restrictions. Media compression is not supported for SURFTYPE_3D with Tile Mode = TileS (64)																
21																
Address Control <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>CLAMP</td><td>Clamp</td></tr> <tr> <td>1</td><td>MIRROR</td><td>Mirror</td></tr> </tbody> </table>			Value	Name	Description	0	CLAMP	Clamp	1	MIRROR	Mirror					
Value	Name	Description														
0	CLAMP	Clamp														
1	MIRROR	Mirror														
20:3																
Surface Pitch <table border="1"> <tr> <td>Format:</td><td>U18-1</td></tr> </table> <p>This field specifies the surface pitch in (#Bytes - 1).</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,262143]</td><td></td><td>For other linear surfaces: representing [1B, 256KB]</td></tr> <tr> <td>[511, 262143]</td><td></td><td>For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]</td></tr> <tr> <td>[127, 262143]</td><td></td><td>For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]</td></tr> </tbody> </table>			Format:	U18-1	Value	Name	Description	[0,262143]		For other linear surfaces: representing [1B, 256KB]	[511, 262143]		For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]	[127, 262143]		For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]
Format:	U18-1															
Value	Name	Description														
[0,262143]		For other linear surfaces: representing [1B, 256KB]														
[511, 262143]		For X-tiled surface: representing [512B, 256KB] = [1 tile, 512 tiles]														
[127, 262143]		For Y-tiled surfaces: representing [128B, 256KB] = [1 tile, 2048 tiles]														
Programming Notes For tiled surfaces, the pitch must be a multiple of the tile width If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. The Surface Pitches of current picture and reference picture should be declared as the identical type in VDI mode with identical Height, Width and Format.																
If Media Memory Compression is enabled, the following max pitch size restriction must be honored. For larger resolution, Media Memory compression Must be disabled. Tiling Mode Pixel Format Max Frame Width (bytes) Max Frame Width (pixels) Max Pitch (bytes) Legacy 4K 8bpp 16k 16k 16k + 127 16bpp 16k 8k 16k + 127 32bpp 16k 4k 16k + 127 64bpp 16k 2k 16k + 127 128bpp 16k 1k 16k + 127 TileYF 8bpp 8k 8k 8k + 63 16bpp 16k 8k 16k + 127 32bpp 16k 4k 16k + 127 64bpp 16k 2k 16k + 255 128bpp 16k 1k 16k + 255 TileYS 8bpp 16k 16k 16k + 255 16bpp 16k 8k 16k + 511 32bpp 16k 4k 16k + 511 64bpp 16k 2k 16k + 1023 128bpp 16k 1k 16k + 1023																
2																
Half Pitch for Chroma <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats.</p>			Format:	Enable												
Format:	Enable															
Programming Notes Must be Zero as this field is not used.																
1:0																
Tile Mode <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table> <p>This field specifies the type of memory tiling (Linear, WMajor, XMajor, or YMajor) employed to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions.</p>			Format:	U2												
Format:	U2															

MEDIA_SURFACE_STATE

		Value	Name	Description
		0h	TILEMODE_LINEAR	Linear mode (no tiling)
		1h	TileS (64K)	
		2h	TILEMODE_XMAJOR	X major tiling
		3	TileF	
		Programming Notes		
		<ul style="list-style-type: none"> Refer to <i>Memory Data Formats</i> for restrictions on TileMode direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers). The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field. Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory. 		
3	31:30	Reserved		
		Access:		RO
		Format:		MBZ
	29:16	X Offset for U(Cb)		
		Format:		U14
		For non planar surfaces this field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface.		
		For Planar surfaces this field specifies the horizontal offset in pixels from the Y-plane origin to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Resultant X-offset = 'X-offset of the surface (Y-plane)' + 'X offset for U(Cb)'		
		For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.		
		Programming Notes		
		For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.		
	15:14	Reserved		
		Access:		RO
		Format:		MBZ
	13:0	Y Offset for U(Cb)		
		Format:		U14
		For non planar surfaces this field specifies the vertical offset in pixels from the Surface Base Address to the start (origin) of the surface.		

MEDIA_SURFACE_STATE

		<p>For Planar surfaces this field specifies the vertical offset in rows from the Y-plane origin to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. Resultant X-offset = 'Y-offset of the surface (Y-plane)' + 'Y offset for U(Cb)'</p> <p>For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.</p>				
Programming Notes						
This field must be aligned by 4 bit[1:0] = 00						
This field must be aligned by 4 bit[1:0] = 00 for all format besides PLANAR_420_*						
4	31:30	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
29:16	<p>X Offset for V(Cr)</p> <table border="1" style="width: 100%;"> <tr> <td>Exists If:</td> <td>//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')</td> </tr> <tr> <td>Format:</td> <td>U14</td> </tr> </table> <p>For Planar surfaces this field specifies the horizontal offset in pixels from the Y-plane origin to the start (origin) of the V(Cb) plane. Resultant X-offset = 'X-offset of the surface (Y-plane)' + 'X offset for V(Cb)'</p> <p>For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.</p>	Exists If:	//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')	Format:	U14	
Exists If:	//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')					
Format:	U14					
Programming Notes						
For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.						
15	15	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
14:0	<p>Y Offset for V(Cr)</p> <table border="1" style="width: 100%;"> <tr> <td>Exists If:</td> <td>//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')</td> </tr> <tr> <td>Format:</td> <td>U15</td> </tr> </table> <p>For Planar surfaces this field specifies the vertical offset in rows from the Y-plane origin to the start (origin) of the V(Cb) plane. Resultant Y-offset = 'Y-offset of the surface (Y-plane)' + 'Y offset for V(Cb)'</p> <p>For TileYS and TileYF this offset should be integral multiple of Tile width of Luma plane.</p>	Exists If:	//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')	Format:	U15	
Exists If:	//([Surface Format] is one of planar) AND ([Interleave Chroma] == '0')					
Format:	U15					
Programming Notes						
This field must indicate a multiple of 4 (bit 0 & 1 = 00).						

MEDIA_SURFACE_STATE

5	31	Vertical Line Stride
		<table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>
Format:	U1	
For Surfaces accessed via the sample_8x8 message: Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures. For Other Surfaces: Vertical Line Stride must be zero.		
<table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>	Format:	U1
Format:	U1	
For Surfaces accessed via the sample_8x8 message: Specifies the offset of the initial line from the beginning of the buffer. For Other Surfaces: Vertical Line Offset must be zero.		
Programming Notes		
This field must be set to 0 if Vertical Line Stride is 0.		
29:20	Reserved	
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:
Access:	RO	
<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ	
19:18	Reserved	
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:
Access:	RO	
<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ	
17:7	Reserved	
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:
Access:	RO	
<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ	
6:0	Surface Memory Object Control State	
	<table border="1"> <tr> <td>Default Value:</td><td>0h DefaultValueDesc</td></tr> </table>	Default Value:
Default Value:	0h DefaultValueDesc	
<table border="1"> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table>	Format:	MEMORY_OBJECT_CONTROL_STATE
Format:	MEMORY_OBJECT_CONTROL_STATE	
This 7-bit field is used in various state commands and indirect state objects to define cacheability and other attributes related to memory objects.		
6	31:0	Surface Base Address
		<table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:0]</td></tr> </table>
Format:	GraphicsAddress[31:0]	
Specifies the low 32 bits of the byte-aligned base address of the surface.		
Programming Notes		
For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned). For SURFTYPE_BUFFER non-render target surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. Mipmapped, cube and 3D sampling engine surfaces are stored in a 'monolithic' (fixed) format, and only require a single address for the base texture. Linear render target surface base addresses must be element-size aligned, for non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats. Other linear surfaces have no alignment requirements (byte alignment is sufficient.) Linear depth buffer surface base addresses must be 64-byte aligned. Note that while		

MEDIA_SURFACE_STATE

		render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot. Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm. For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific message documentation for additional restrictions.				
7	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	<p>Surface Base Address High</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table> <p>Specifies the high 16 bits of the byte-aligned base address of the surface. Refer to Surface Base Address [31:0] for programming notes applying to this field.</p>	Format:	GraphicsAddress[47:32]			
Format:	GraphicsAddress[47:32]					

MEMORY_OBJECT_CONTROL_STATE

MEMORY_OBJECT_CONTROL_STATE				
DWord	Bit	Description		
0	6:1	<p>Index to MOCS Tables The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.</p> <table border="1"> <thead> <tr> <th>Restriction</th> </tr> </thead> <tbody> <tr> <td>Only 4 MOCS states are supported. The allowed index values are in range [0, 3]. If the MOCS index value is set outside this range, the behavior is undefined.</td> </tr> </tbody> </table>	Restriction	Only 4 MOCS states are supported. The allowed index values are in range [0, 3]. If the MOCS index value is set outside this range, the behavior is undefined.
Restriction				
Only 4 MOCS states are supported. The allowed index values are in range [0, 3]. If the MOCS index value is set outside this range, the behavior is undefined.				
0	0	Reserved		

MemoryAddressAttributes

MemoryAddressAttributes																
DWord	Bit	Description														
0	31:15	<p>Reserved</p> <table> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. It defines the attributes for VDBOX addresses.																
0	14:13	<p>TileMode</p> <table> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Linear</td> </tr> <tr> <td>1</td> <td>TileS(64K)</td> </tr> <tr> <td>2</td> <td>TileX</td> </tr> <tr> <td>3</td> <td>TileF</td> </tr> </tbody> </table>	Value	Name	0	Linear	1	TileS(64K)	2	TileX	3	TileF				
Value	Name															
0	Linear															
1	TileS(64K)															
2	TileX															
3	TileF															
0	12	<p>Base Address - Row Store Scratch Buffer Cache Select</p> <table> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <th colspan="2">Description</th></tr> <tr> <td colspan="2">This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.</td></tr> <tr> <td colspan="2">When this is programmed to "1" (going to Media Cache), the corresponding base address will be programmed with the starting position in the media cache. The programming table is in "Buffer Size Requirement Page" in HEVC section</td></tr> <tr> <th colspan="2">Value</th></tr> <tr> <td>0</td><td>Buffer going to LLC.</td> </tr> <tr> <td>1</td><td>Buffer going to Internal Media Storage.</td> </tr> </table>	Format:	U1	Description		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.		When this is programmed to "1" (going to Media Cache), the corresponding base address will be programmed with the starting position in the media cache. The programming table is in "Buffer Size Requirement Page" in HEVC section		Value		0	Buffer going to LLC.	1	Buffer going to Internal Media Storage.
Format:	U1															
Description																
This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.																
When this is programmed to "1" (going to Media Cache), the corresponding base address will be programmed with the starting position in the media cache. The programming table is in "Buffer Size Requirement Page" in HEVC section																
Value																
0	Buffer going to LLC.															
1	Buffer going to Internal Media Storage.															
0	11	<p>Reserved</p> <table> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
0	10	<p>Compression Type</p> <p>Indicates if buffer is render/media compressed.</p> <table> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Media Compression Enable [Default]</td> </tr> <tr> <td>1</td> <td>Render Compression Enable</td> </tr> </tbody> </table>	Value	Name	0	Media Compression Enable [Default]	1	Render Compression Enable								
Value	Name															
0	Media Compression Enable [Default]															
1	Render Compression Enable															

MemoryAddressAttributes

	9	Base Address - Memory Compression Enable		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Memory compression will be attempted for this surface.</p>	Format:	Enable
Format:	Enable			
	8:7	Base Address - Arbitration Priority Control		
		<table border="1"> <tr> <td>Format:</td> <td>HEVC_ARBITRATION_PRIORITY</td> </tr> </table>	Format:	HEVC_ARBITRATION_PRIORITY
Format:	HEVC_ARBITRATION_PRIORITY			
	6:1	Base Address - Index to Memory Object Control State (MOCS) Tables		
		<table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.</p> <p>The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.</p>	Format:	U6
Format:	U6			
	0	Reserved		

Merged Media Block Message Header Control

MHC_MBM_CONTROL - Merged Media Block Message Header Control

Size (in bits): 32
 Default Value: 0x00000000

DWord	Bit	Description									
0	31:30	Message Mode Specifies the Media Block Read message is Normal subtype. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Normal</td> <td>The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message.</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Name	Description	00h	Normal	The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message.	Others	Reserved	Reserved.
Value	Name	Description									
00h	Normal	The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message.									
Others	Reserved	Reserved.									
	29	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	28:24	Sub-Register Offset <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> Provides the sub-register offset in unit of bytes of a Merged Media Block Read message. This field is ignored (reserved) for a media block write message. Range = [0, 28]. Only a multiple of BasePitch, including 0, is valid. <table border="1"> <tr> <th>Programming Notes</th> </tr> <tr> <td>Sub-Register Offset and Register Pitch Control allow software to assembly multiple media block reads directly into a shared GRF register set. For example, if both are set to zero, the read data are written to GRF registers, aligning to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width. If Register Pitch Control is non-zero, multiple media block read messages sharing the same Register Pitch Control but with different Sub-Register Offset can fill in the same set of GRF registers with media block data line interleaved.</td> </tr> <tr> <th>Restriction</th> </tr> <tr> <td>For the Sampler Cache Data, this field must be zero.</td> </tr> <tr> <td>BasePitch is defined as the next the power-of-2 that is greater than or equal to the Block Width. Minimum BasePitch is 1 DWord.</td> </tr> <tr> <td>Sub-Register Offset must be aligned to BasePitch (therefore will be a multiple of DWords as well). When Register Pitch Control = 0, Sub-Register Offset must align to BasePitch*Block Height. ensuring the output fits in a single GRF register. In general (and specifically when Sub-Register Offset is greater than 0), when the resulting data will cross a GRF register boundary, the data must be placed symmetrically between GRF registers.</td> </tr> </table>	Format:	U5	Programming Notes	Sub-Register Offset and Register Pitch Control allow software to assembly multiple media block reads directly into a shared GRF register set. For example, if both are set to zero, the read data are written to GRF registers, aligning to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width. If Register Pitch Control is non-zero, multiple media block read messages sharing the same Register Pitch Control but with different Sub-Register Offset can fill in the same set of GRF registers with media block data line interleaved.	Restriction	For the Sampler Cache Data, this field must be zero.	BasePitch is defined as the next the power-of-2 that is greater than or equal to the Block Width. Minimum BasePitch is 1 DWord.	Sub-Register Offset must be aligned to BasePitch (therefore will be a multiple of DWords as well). When Register Pitch Control = 0, Sub-Register Offset must align to BasePitch*Block Height. ensuring the output fits in a single GRF register. In general (and specifically when Sub-Register Offset is greater than 0), when the resulting data will cross a GRF register boundary, the data must be placed symmetrically between GRF registers.	
Format:	U5										
Programming Notes											
Sub-Register Offset and Register Pitch Control allow software to assembly multiple media block reads directly into a shared GRF register set. For example, if both are set to zero, the read data are written to GRF registers, aligning to the least significant bits of the first register, and the register pitch is equal to the next power-of-2 that is greater than or equal to the Block Width. If Register Pitch Control is non-zero, multiple media block read messages sharing the same Register Pitch Control but with different Sub-Register Offset can fill in the same set of GRF registers with media block data line interleaved.											
Restriction											
For the Sampler Cache Data, this field must be zero.											
BasePitch is defined as the next the power-of-2 that is greater than or equal to the Block Width. Minimum BasePitch is 1 DWord.											
Sub-Register Offset must be aligned to BasePitch (therefore will be a multiple of DWords as well). When Register Pitch Control = 0, Sub-Register Offset must align to BasePitch*Block Height. ensuring the output fits in a single GRF register. In general (and specifically when Sub-Register Offset is greater than 0), when the resulting data will cross a GRF register boundary, the data must be placed symmetrically between GRF registers.											

MHC_MBM_CONTROL - Merged Media Block Message Header Control

	23:22	Reserved													
		Access:	RO												
		Format:	MBZ												
	21:16	Block Height													
		Format:	U6												
		Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows													
		Restriction													
		If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords.													
	15:10	Reserved													
		Access:	RO												
		Format:	MBZ												
	9:8	Register Pitch Control													
		Format:	U2												
		Controls the register pitch for a Merged Media Block Read message. This field is ignored (reserved) for a media block write message. Register Pitch Control is only allowed to be non-zero when Block Width is a multiple of DWords.													
		Restriction : For the Sampler Cache Data, this field must be zero.													
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">RPC_1 [Default]</td> <td style="text-align: center;">1 Block</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">RPC_2</td> <td style="text-align: center;">2 Blocks</td> </tr> <tr> <td style="text-align: center;">3h</td> <td style="text-align: center;">RPC_4</td> <td style="text-align: center;">4 Blocks</td> </tr> </tbody> </table>		Value	Name	Description	0h	RPC_1 [Default]	1 Block	1h	RPC_2	2 Blocks	3h	RPC_4	4 Blocks
Value	Name	Description													
0h	RPC_1 [Default]	1 Block													
1h	RPC_2	2 Blocks													
3h	RPC_4	4 Blocks													
		Restriction													
		BasePitch is defined as the next the power-of-2 that is greater than or equal to the Block Width. The effective register pitch (RPC*BasePitch)+SRO must be less than or equal to 32 bytes (to fit in a single GRF register).													
	7:6	Reserved													
		Access:	RO												
		Format:	MBZ												
	5:0	Block Width													
		Format:	U6												
		Width in bytes of the block being accessed. Range = [0,31] representing 1 to 32 Bytes.													

Message Descriptor - Render Target Write

Message Descriptor - Render Target Write													
DWord	Bit	Description											
0	31	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	30	<p>Data Format</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Single Precision</td> <td>32b</td> </tr> <tr> <td>1</td> <td>Half Precision</td> <td>16b</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This field is applicable for Render Target Write Messages ONLY.</p>	Format:	U1	Value	Name	Description	0	Single Precision	32b	1	Half Precision	16b
Format:	U1												
Value	Name	Description											
0	Single Precision	32b											
1	Half Precision	16b											
	29:14	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	13	<p>Per-Sample PS outputs enable</p> <p>This bit must not be set when Render Target is not bound to pixel-shader OR when Render Target is not multisampled.</p> <p>This bit must be set when PS runs at sample-frequency i.e. pixel shader dispatch mode is PER_SAMPLE. By setting this bit, PS sends Render Target Write Message that outputs color, depth(optional) and stencil(optional) phases on per sample basis for each slot. When Render Target is multisampled and this bit is reset, Render Target outputs color, depth(optional) and stencil(optional) at pixel frequency. It should be noted that the latter case is applicable for only per-pixel PS invocation.</p>											
	12	<p>Last Render Target Select</p> <p>This bit must be set on the last render target write message sent for each group of pixels. For single render target pixel shaders, this bit is set on all render target write messages. For multiple render target pixel shaders, this bit is set only on messages sent to the last render target. This bit must be zero for SIMD8 Image Write message.</p> <p>Programming Notes</p> <p>In general, when threads are not launched by 3D FF, this bit must be zero.</p>											
	11	<p>Slot Group Select</p> <p>This field selects whether slots 15:0 or slots 31:16 are used for bypassed data.</p> <p>Bypassed data includes the antialias alpha, multisample coverage mask, and if the header is not present also includes the X/Y addresses and pixel enables. For 8- and 16-pixel dispatches,</p>											

Message Descriptor - Render Target Write

		SLOTGRP_LO must be selected on every message. For 32-pixel dispatches, this field must be set correctly for each message based on which slots are currently being processed.																					
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>SLOTGRP_LO</td><td>choose bypassed data for slots 15:0</td></tr> <tr> <td>1</td><td>SLOTGRP_HI</td><td>choose bypassed data for slots 31:16</td></tr> </tbody> </table>	Value	Name	Description	0	SLOTGRP_LO	choose bypassed data for slots 15:0	1	SLOTGRP_HI	choose bypassed data for slots 31:16												
Value	Name	Description																					
0	SLOTGRP_LO	choose bypassed data for slots 15:0																					
1	SLOTGRP_HI	choose bypassed data for slots 31:16																					
		Programming Notes																					
		For SIMD8 Image Write message this field MBZ.																					
10:8	Message Type	This field specifies the type of render target message. For the SIMD8_DUALSRC_xx messages, the low bit indicates which slots to use for the pixel enables, X/Y addresses, and oMask.																					
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>000b</td><td>SIMD16</td><td>SIMD16 single source message</td></tr> <tr> <td>001b</td><td>SIMD16_REPDATA</td><td>SIMD16 single source message with replicated data</td></tr> <tr> <td>010b</td><td>SIMD8_DUALSRC_LO</td><td>SIMD8 dual source message, use slots 7:0</td></tr> <tr> <td>011b</td><td>SIMD8_DUALSRC_HI</td><td>SIMD8 dual source message, use slots 15:8</td></tr> <tr> <td>100b</td><td>SIMD8_LO</td><td>SIMD8 single source message, use slots 7:0</td></tr> <tr> <td>111b</td><td>SIMD16_REPDATA_TM</td><td>It's only supported when accessing <i>Tiled Memory</i>. Using this Message Type to access linear (<i>Untiled</i>) memory is UNDEFINED.</td></tr> </tbody> </table>	Value	Name	Description	000b	SIMD16	SIMD16 single source message	001b	SIMD16_REPDATA	SIMD16 single source message with replicated data	010b	SIMD8_DUALSRC_LO	SIMD8 dual source message, use slots 7:0	011b	SIMD8_DUALSRC_HI	SIMD8 dual source message, use slots 15:8	100b	SIMD8_LO	SIMD8 single source message, use slots 7:0	111b	SIMD16_REPDATA_TM	It's only supported when accessing <i>Tiled Memory</i> . Using this Message Type to access linear (<i>Untiled</i>) memory is UNDEFINED.
Value	Name	Description																					
000b	SIMD16	SIMD16 single source message																					
001b	SIMD16_REPDATA	SIMD16 single source message with replicated data																					
010b	SIMD8_DUALSRC_LO	SIMD8 dual source message, use slots 7:0																					
011b	SIMD8_DUALSRC_HI	SIMD8 dual source message, use slots 15:8																					
100b	SIMD8_LO	SIMD8 single source message, use slots 7:0																					
111b	SIMD16_REPDATA_TM	It's only supported when accessing <i>Tiled Memory</i> . Using this Message Type to access linear (<i>Untiled</i>) memory is UNDEFINED.																					
		Programming Notes																					
		the above slots indicated are within the 16 slots selected by Slot Group Select . If SLOTGRP_HI is selected, the SIMD8 message types above reference slots 23:16 or 31:24 instead of 7:0 or 15:8, respectively.																					
		SIMD16_REPDATA message must not be used in SIMD8 pixel-shaders.																					
7:0	Reserved																						
	Access:	RO																					
	Format:	MBZ																					

Message Descriptor - Sampling Engine

Message Descriptor - Sampling Engine													
DWord	Bit	Description											
0	31	EOT											
	30	Return Format <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0</td><td>32-bit</td><td>Return data is 32b</td></tr> <tr> <td>1</td><td>16-bit</td><td>Return data is 16b</td></tr> </table>	Format:	U1	Value	Name	Description	0	32-bit	Return data is 32b	1	16-bit	Return data is 16b
Format:	U1												
Value	Name	Description											
0	32-bit	Return data is 32b											
1	16-bit	Return data is 16b											
		Programming Notes											
		This field must be set to 32 for resinfo, LOD and sampleinfo messages.											
		When converting to float16 the float16 denorm is flushed											
	29	SIMD Mode[2] <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field is the upper bit of the 3-bit SIMD Mode field.</p>	Format:	U1									
Format:	U1												
	28:25	Message Length <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field specifies the number of 256-bit GRF registers starting from (src) to be sent out on the request message payload.</p> <table border="1"> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[1,15]</td><td></td></tr> </table>	Format:	U4	Value	Name	[1,15]						
Format:	U4												
Value	Name												
[1,15]													
	24:20	Response Length <table border="1"> <tr> <td>Format:</td> <td>U5</td> </tr> </table> <p>This field indicates the number of 256-bit registers expected in the message response.</p> <table border="1"> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,16]</td><td></td></tr> </table>	Format:	U5	Value	Name	[0,16]						
Format:	U5												
Value	Name												
[0,16]													
		Programming Notes											
		A value 0 indicates that the request message does not expect any response. The largest response supported is 16 GRF registers.											
		This field must be programmed to 0 for a surface which is marked as a Procedural Texture (AMFS)											
	19	Header Present <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable									
Format:	Enable												

Message Descriptor - Sampling Engine

		<p>Specifies whether the message includes a header phase. If the header is not present (this field is zero), all of the fields normally contained in the header are assumed to be 0.</p> <p>If the header is not present, in some cases the Write Channel Mask fields are set according to the Response Length.</p> <p>SIMD16 or Return Format Float16</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Response Length</th><th>Mask R</th><th>Mask G</th><th>Mask B</th><th>Mask A</th></tr> </thead> <tbody> <tr> <td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr> <td>2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr> <td>3</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr> <td>4</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table> <p>Else</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Response Length</th><th>Mask R</th><th>Mask G</th><th>Mask B</th><th>Mask A</th></tr> </thead> <tbody> <tr> <td>2</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr> <td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr> <td>6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr> <td>8</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table>	Response Length	Mask R	Mask G	Mask B	Mask A	1	0	1	1	1	2	0	0	1	1	3	0	0	0	1	4	0	0	0	0	Response Length	Mask R	Mask G	Mask B	Mask A	2	0	1	1	1	4	0	0	1	1	6	0	0	0	1	8	0	0	0	0
Response Length	Mask R	Mask G	Mask B	Mask A																																																
1	0	1	1	1																																																
2	0	0	1	1																																																
3	0	0	0	1																																																
4	0	0	0	0																																																
Response Length	Mask R	Mask G	Mask B	Mask A																																																
2	0	1	1	1																																																
4	0	0	1	1																																																
6	0	0	0	1																																																
8	0	0	0	0																																																
18:17	<p>SIMD Mode[1:0]</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U2</td> </tr> </table> <table border="1" style="width: 100%; background-color: #e0e0ff;"> <tr> <th style="text-align: center; padding: 2px;">Description</th> </tr> </table> <p>Specifies the SIMD mode of the message being sent.</p> <p>000 SIMD8 + Integer Return 001 SIMD8 010 SIMD16 011 RESERVED 100 SIMD16 + Integer Return 101 SIMD8H 110 SIMD16H 111 Reserved</p> <p>For the "Integer Return" SIMD modes above the 3D sampler will return pixels in integer format when sampling to surfaces which have a UNORM format. These modes shall only be used for media kernels which require integer return.</p> <p>These Integer-Return formats are ignored if the surface format being sampled is NOT UNORM. The table below shows the Integer return format for various UNORM formats.</p> <p>Surface Format Return Format</p> <p>UNORM8 8-bit Integer UNORM10 16-bit Integer UNORM16 16-bit Integer</p>	Format:	U2	Description																																																
Format:	U2																																																			
Description																																																				

Message Descriptor - Sampling Engine

	16:12	Message Type						
		<table border="1"> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Specifies the type of message being sent. For more details, please refer to Message Format section for the definition of these 5 bits.</p>	Format:	U5				
Format:	U5							
	11:8	Sampler Index						
		<table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>Specifies the index into the sampler state table. Ignored for Id, resinfo, sampleinfo, and cache_flush type messages.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,15]</td><td></td></tr> </tbody> </table>	Format:	U4	Value	Name	[0,15]	
Format:	U4							
Value	Name							
[0,15]								
	7:0	Binding Table Index						
		<table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Specifies the index into the binding table. Ignored for cache_flush type messages. Values of 255 and 253 indicate stateless. 254 indicates SLM. 252 indicates bindless.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,255]</td><td></td></tr> </tbody> </table>	Format:	U8	Value	Name	[0,255]	
Format:	U8							
Value	Name							
[0,255]								

MFD_MPEG2_BSD_OBJECT Inline Data Description

MFD_MPEG2_BSD_OBJECT Inline Data Description											
DWord	Bit	Description									
0	31:24	<p>Slice Horizontal Position</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field indicates the horizontal position of the first macroblock in the slice.</p>	Format:	U8							
Format:	U8										
	23:16	<p>Slice Vertical Position</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field indicates the vertical position of the first macroblock in the slice.</p>	Format:	U8							
Format:	U8										
	15:8	<p>Macroblock Count</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>This field indicates the number of macroblocks in the slice, including skipped macroblocks.</p>	Format:	U8							
Format:	U8										
	7	<p>Slice Concealment Override Bit</p> <p>This bit forces hardware to handle the current slice in Conceal or Deocde Mode. If this bit is set to one, VIN will force the current slice to do concealment or to decode from bitstream regardless of if the slice boundary has errors or not.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td></td> <td>VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary</td> </tr> <tr> <td>0h</td> <td></td> <td>Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending on if the slice boundary has error or not</td> </tr> </tbody> </table>	Value	Name	Description	1h		VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary	0h		Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending on if the slice boundary has error or not
Value	Name	Description									
1h		VIN will use driver-provided "Slice Concealment Type" regardless of valid slice boundary									
0h		Driver must program "Slice Concealment Type" to '0'. VIN will set "Slice Concealment Type" depending on if the slice boundary has error or not									
	6	<p>Slice Concealment Type Bit</p> <p>This bit can be forced by driver ("Slice Concealment Override Bit") or set by VINunit depending on slice boundary errors.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td></td> <td>VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)</td> </tr> <tr> <td>0h</td> <td></td> <td>VMD will decode MBs from the bitstream until the bitstream is run-out. Then VMD will conceal the remaining MBs.</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>VIN can turn this bit from 0 to 1 internally if "Slice Concealment Disable Bit" is "0" and VIN detects slice boundary errors.</p>	Value	Name	Description	1h		VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)	0h		VMD will decode MBs from the bitstream until the bitstream is run-out. Then VMD will conceal the remaining MBs.
Value	Name	Description									
1h		VMD will conceal all MBs of the slice regardless of bitstream. (If driver does not force the value of this bit, VIN will set this bit depending on slice boundary error. If the next slice position of the current slice is out-of-bound or the same or earlier than the current slice start position, VIN will set this bit for the next slice)									
0h		VMD will decode MBs from the bitstream until the bitstream is run-out. Then VMD will conceal the remaining MBs.									

MFD_MPEG2_BSD_OBJECT Inline Data Description

	5	Last Pic Slice This bit is added to support error concealment at the end of a picture.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td></td><td>The current Slice is the last Slice of the entire picture</td></tr> <tr> <td>0h</td><td></td><td>The current Slice is not the last Slice of current picture</td></tr> </tbody> </table>	Value	Name	Description	1h		The current Slice is the last Slice of the entire picture	0h		The current Slice is not the last Slice of current picture
Value	Name	Description									
1h		The current Slice is the last Slice of the entire picture									
0h		The current Slice is not the last Slice of current picture									
	4	Reserved									
	3	Is Last MB									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td></td><td>The current MB is the last MB in the current Slice</td></tr> <tr> <td>0h</td><td></td><td>The current MB is not the last MB in the current Slice</td></tr> </tbody> </table>	Value	Name	Description	1h		The current MB is the last MB in the current Slice	0h		The current MB is not the last MB in the current Slice
Value	Name	Description									
1h		The current MB is the last MB in the current Slice									
0h		The current MB is not the last MB in the current Slice									
	2:0	First Macroblock Bit Offset Format: U3 This field provides the bit offset of the first macroblock in the first byte of the input bitstream.									
1	31:29	Reserved									
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	28:24	Quantizer Scale Code Format: U5 This field sets the quantizer scale code of the inverse quantizer. It remains in effect until changed by a decoded quantizer scale code in a macroblock. This field is decoded from the slice header by host software.									
	23:17	Reserved									
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	16:8	Next Slice Vertical Position Format: U9 This field indicates the vertical position (in macroblock units) of the first macroblock in the next slice.									
		<p style="text-align: center;">Programming Notes</p> <p>This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to the height of the picture (field picture will be in height of field) (since y-direction is zero-based numbering).</p>									
	7:0	Next Slice Horizontal Position Format: U8 This field indicates the horizontal position (in macroblock units) of the first macroblock in the next slice.									
		<p style="text-align: center;">Programming Notes</p> <p>This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set 0.</p>									

MFX_REFERENCE_PICTURE_BASE_ADDR

MFX_REFERENCE_PICTURE_BASE_ADDR						
DWord	Bit	Description				
0..1	63:48	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	47:32	<p>MFX Reference Picture Address [n] High</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table> <p>This field is for the upper range of Reference Picture Addresses</p>	Format:	GraphicsAddress[47:32]		
Format:	GraphicsAddress[47:32]					
	31:6	<p>MFX Reference Picture Address [n]</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 64 byte aligned reference frame buffer addresses for the motion compensation operation in AVC//MPEG2. AVC can specify up to 16 YUV frame-based surfaces for both forward and backward references, i.e. L0+L1 total = 16 max. Any entry can be assigned to L0 or L1 or both lists. But VC1 and MPEG2, worst case, can use up to 2 YUV frame-based surfaces for both forward and backward references:</p> <ul style="list-style-type: none"> • P-MB : RefAddr[0] - temporal closest previous field of a reference frame (can be the current frame) • RefAddr[1]- next temporal closest previous field of a reference frame (must be different from the current frame) <p>It is a variant (without the LongTermRefPic specification) of the RefFrameList[16] defined in AVC DXVA Spec. RefAddr[0-15] is indexed by frame_storeID »1. It is not a packed list, i.e. invalid entries can scatter among the list. All invalid addresses must be set to a valid address RefAddr[0] by the driver. The same applies to VC1 and MPEG2.</p> <table border="1"> <tr> <th>Programming Notes</th> </tr> <tr> <td>AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.</td> </tr> </table>	Format:	GraphicsAddress[31:6]	Programming Notes	AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.
Format:	GraphicsAddress[31:6]					
Programming Notes						
AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.						
	5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

MPEG2

MPEG2		
DWord	Bit	Description
0	15:6	Reserved
		Access: RO
		Format: MBZ
	5	Missing EOB Error This flag indicates missing EOB SEs coded in the bit-stream. Missing EOBs are concealed to match CBP of the error MB.
	4	Inconsistent starting position Error - overlapping MBs This flag indicates two slices overlapping one another by one or more MBs. Duplicate MBs decoded off the second slice shall be discarded.
	3	Slice out-of-bound Error This flag indicates a slice is running beyond the width of the picture. Out-of-bound MBs shall be discarded.
	2	Premature frame end Error This flag indicates missing slices/MBs coded in the bit-stream of a frame. One or more MBs are concealed to reach end of picture.
	1	Inconsistent starting position Error - Missing MBs This flag indicates one or more MBs are being concealed due to inconsistent MB starting and ending positions between slices.
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by hardware.

MSAA Sample Number Message Address Control

MACD_MSAA_SN - MSAA Sample Number Message Address Control						
DWord	Bit	Description				
0	31:4	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
3:0	Sample Number <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>Specifies the sample number for the slot. If the sample number is larger than the Number of Multisamples in the Surface State, then the access is out of bounds.</p>	Format:	U4			
Format:	U4					

MsgDesc

MsgDesc								
DWord	Bit	Description						
0	31	<p>Reserved</p> <table> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	30	<p>Data Format</p> <table> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Format:	U1				
Format:	U1							
		<table> <thead> <tr> <th>Description</th> </tr> </thead> <tbody> <tr> <td>This field specifies the width of data read from sampler or written to render target.</td> </tr> <tr> <td>This field specifies the width of data read from written to render target.</td> </tr> </tbody> </table>	Description	This field specifies the width of data read from sampler or written to render target.	This field specifies the width of data read from written to render target.			
Description								
This field specifies the width of data read from sampler or written to render target.								
This field specifies the width of data read from written to render target.								
		<table> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>32bit</td> </tr> <tr> <td>1b</td> <td>16bit</td> </tr> </tbody> </table>	Value	Name	0b	32bit	1b	16bit
Value	Name							
0b	32bit							
1b	16bit							
	29	<p>SIMD Mode[2]</p> <table> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> <p>This field is the upper bit of the 3-bit SIMD Mode Field. Refer to the SIMD Mode[1:0] Field for encodings</p>	Format:	MBZ				
Format:	MBZ							
	28:25	<p>Message Length</p> <p>This field specifies the number of GRF registers starting from <Src0.RegNum> to be sent out on the request message payload. Valid value ranges from 1 to 15. A value of 0 is considered erroneous.</p> <table> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>1-15</td> <td>Number of Registers</td> </tr> </tbody> </table>	Value	Name	1-15	Number of Registers		
Value	Name							
1-15	Number of Registers							
	24:20	<p>Response Length</p> <p>This field indicates the number of GRF registers expected in the message response. The valid value ranges from 0 to 16. A value 0 indicates that the request message does not expect any response. The largest response supported is 16 GRF registers.</p> <table> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0-16</td> <td>Number of Registers</td> </tr> </tbody> </table>	Value	Name	0-16	Number of Registers		
Value	Name							
0-16	Number of Registers							
	19	<p>Header Present</p> <table> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, indicates that the message includes a header. Depending on the target shared function, this field may be restricted to either enabled or disabled. Refer to the specific shared function section for details.</p>	Format:	Enable				
Format:	Enable							

MsgDesc		
18:0	Function Control	This field is intended to control the target function unit. Refer to the section on the specific target function unit for details on the contents of this field.

Named Barrier State

NAMED_BAR_STATE - Named Barrier State												
DWord	Bit	Description										
0	31:20	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
	19	<p>Designated Thread Designated thread for WMTP Save.</p> <table border="1"> <tr> <td>Programming Notes</td> </tr> <tr> <td>This field is ignored for Restore_Barrier message payload.</td> </tr> </table> <table border="1"> <tr> <td>Restriction</td> </tr> <tr> <td>This field is valid only for Logical Barrier ID 0.</td> </tr> </table>	Programming Notes	This field is ignored for Restore_Barrier message payload.	Restriction	This field is valid only for Logical Barrier ID 0.						
Programming Notes												
This field is ignored for Restore_Barrier message payload.												
Restriction												
This field is valid only for Logical Barrier ID 0.												
	18:11	<p>Number of Consumers</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Specifies the number of consumer threads in the barrier.</p>	Format:	U8								
Format:	U8											
	10:3	<p>Number of Producers</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Specifies the number of producer threads in the barrier.</p>	Format:	U8								
Format:	U8											
	2:1	<p>Barrier Type</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Producer_Consumer</td> </tr> <tr> <td>1</td> <td>Producer_Only</td> </tr> <tr> <td>2</td> <td>Consumer_Only</td> </tr> </tbody> </table>	Format:	U2	Value	Name	0	Producer_Consumer	1	Producer_Only	2	Consumer_Only
Format:	U2											
Value	Name											
0	Producer_Consumer											
1	Producer_Only											
2	Consumer_Only											
	0	<p>Valid</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>Indicates this barrier's signal is set for the thread.</p>	Format:	U1								
Format:	U1											

No Event Data Payload

MDP_NO_EVENT - No Event Data Payload		
DWord	Bit	Description
0..7	255:0	Reserved
		Access:
		RO
		Format:
		MBZ

Normal Media Block Message Header

MH_MB - Normal Media Block Message Header										
DWord	Bit	Description								
0	31:0	<p>X Offset</p> <table border="1"> <tr> <td>Format:</td> <td>S31</td> </tr> <tr> <td colspan="2">X offset (in bytes) of the upper left corner of the block into the surface.</td> </tr> <tr> <td colspan="2">Programming Notes</td></tr> <tr> <td colspan="2">Must be DWord aligned (Bits 1:0 MBZ) for the write form of the message.</td></tr> </table>	Format:	S31	X offset (in bytes) of the upper left corner of the block into the surface.		Programming Notes		Must be DWord aligned (Bits 1:0 MBZ) for the write form of the message.	
Format:	S31									
X offset (in bytes) of the upper left corner of the block into the surface.										
Programming Notes										
Must be DWord aligned (Bits 1:0 MBZ) for the write form of the message.										
1	31:0	<p>Y Offset</p> <table border="1"> <tr> <td>Format:</td> <td>S31</td> </tr> <tr> <td colspan="2">Y offset (in rows) of the upper left corner of the block into the surface.</td> </tr> </table>	Format:	S31	Y offset (in rows) of the upper left corner of the block into the surface.					
Format:	S31									
Y offset (in rows) of the upper left corner of the block into the surface.										
2	31:0	<p>Normal Media Block Message Control</p> <table border="1"> <tr> <td>Format:</td> <td>MHC_MB_CONTROL</td> </tr> <tr> <td colspan="2">Specifies the Normal message subtype and additional input parameters.</td> </tr> </table>	Format:	MHC_MB_CONTROL	Specifies the Normal message subtype and additional input parameters.					
Format:	MHC_MB_CONTROL									
Specifies the Normal message subtype and additional input parameters.										
3	31:0	<p>Mask</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> <tr> <td colspan="2">The Mask is ignored by the Normal Media Block message: all Dwords are always returned on reads, and always enabled to be written on writes.</td> </tr> </table>	Format:	U32	The Mask is ignored by the Normal Media Block message: all Dwords are always returned on reads, and always enabled to be written on writes.					
Format:	U32									
The Mask is ignored by the Normal Media Block message: all Dwords are always returned on reads, and always enabled to be written on writes.										
4	31:0	<p>FFTID</p> <table border="1"> <tr> <td>Format:</td> <td>MHC_FFTID</td> </tr> <tr> <td colspan="2">Fixed Function Thread ID</td> </tr> </table>	Format:	MHC_FFTID	Fixed Function Thread ID					
Format:	MHC_FFTID									
Fixed Function Thread ID										
5..7	95:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									

Normal Media Block Message Header Control

MHC_MB_CONTROL - Normal Media Block Message Header Control																				
DWord	Bit	Description																		
0	31:30	<p>Message Mode</p> <table border="1"> <thead> <tr> <th colspan="3">Description</th> </tr> </thead> <tbody> <tr> <td colspan="3">Specifies the interpretation of M0.3 (Pixel or Byte Mask). For the Sampler Cache Data Port, this field is ignored, behaving as if always set to NORMAL.</td> </tr> <tr> <td colspan="3">Specifies the interpretation of M0.3 (Pixel or Byte Mask).</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>00h</td><td>Normal</td><td>The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message and behaves as if it is set to all ones for a media block write message.</td></tr> <tr> <td>Others</td><td>Reserved</td><td>Reserved.</td></tr> </tbody> </table> <p>Programming Notes</p> <p>The Media Block Read message is Normal subtype when both Sub-Register Offset and Register Pitch Control are zero. The Media Block Read message is Merged subtype when either Sub-Register Offset or Register Pitch Control are non-zero.</p>	Description			Specifies the interpretation of M0.3 (Pixel or Byte Mask). For the Sampler Cache Data Port, this field is ignored, behaving as if always set to NORMAL.			Specifies the interpretation of M0.3 (Pixel or Byte Mask).			Value	Name	Description	00h	Normal	The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message and behaves as if it is set to all ones for a media block write message.	Others	Reserved	Reserved.
Description																				
Specifies the interpretation of M0.3 (Pixel or Byte Mask). For the Sampler Cache Data Port, this field is ignored, behaving as if always set to NORMAL.																				
Specifies the interpretation of M0.3 (Pixel or Byte Mask).																				
Value	Name	Description																		
00h	Normal	The Block Height and Block Width fields are specified in this Dword. The Mask is ignored by a media block read message and behaves as if it is set to all ones for a media block write message.																		
Others	Reserved	Reserved.																		
	29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
	28:24	<p>Sub-Register Offset</p> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>The sub-register offset must be 0 for Normal Media Block Read message subtype. This field is ignored (reserved) for a media block write message.</p>	Default Value:	0	Format:	U5														
Default Value:	0																			
Format:	U5																			
	23:22	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																			
Format:	MBZ																			
	21:16	<p>Block Height</p> <table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>Height in rows of block being accessed. Range = [0,63] representing 1 to 64 rows</p> <p>Restriction</p> <p>If Block Width (bytes), then Maximum Block Height (rows) is constrained by (# Dwords width) * (# rows) <= 64 Dwords.</p>	Format:	U6																
Format:	U6																			

MHC_MB_CONTROL - Normal Media Block Message Header Control

	15:10	Reserved	
		Access:	RO
		Format:	MBZ
	9:8	Register Pitch Control	
		Default Value:	0
		Format:	U2
		The register pitch must be 0 for a Normal Media Block Read message. This field is ignored (reserved) for a media block write message.	
	7:6	Reserved	
		Access:	RO
		Format:	MBZ
	5:0	Block Width	
		Format:	U6
		Description	
		Width in bytes of the block being accessed. For normal and masked Media Block Reads and Writes, Range = [0,63] representing 1 to 64 Bytes.	
		Programming Notes	
		Must be DWord aligned for the write form of the message.	

oMask Message Data Payload Register

MDPR_OMASK - oMask Message Data Payload Register		
DWord	Bit	Description
0	31:16	oMask1 Format: U16 oMask for Pixels [15:0] of Slot 1. Not used for Slot Group HI.
	15:0	oMask0 Format: U16 oMask for Pixels [15:0] of Slot 0. Not used for Slot Group HI.
1	31:16	oMask3 Format: U16 oMask for Pixels [15:0] of Slot 3. Not used for Slot Group HI.
	15:0	oMask2 Format: U16 oMask for Pixels [15:0] of Slot 2. Not used for Slot Group HI.
2	31:16	oMask5 Format: U16 oMask for Pixels [15:0] of Slot 5. Not used for Slot Group HI.
	15:0	oMask4 Format: U16 oMask for Pixels [15:0] of Slot 4. Not used for Slot Group HI.
3	31:16	oMask7 Format: U16 oMask for Pixels [15:0] of Slot 7. Not used for Slot Group HI.
	15:0	oMask6 Format: U16 oMask for Pixels [15:0] of Slot 6. Not used for Slot Group HI.
4	31:16	oMask9 Format: U16 oMask for Pixels [15:0] of Slot 9. Used only if Slot Group HI or SIMD16.
	15:0	oMask8 Format: U16 oMask for Pixels [15:0] of Slot 8. Used only if Slot Group HI or SIMD16.
5	31:16	oMask11 Format: U16 oMask for Pixels [15:0] of Slot 11. Used only if Slot Group HI or SIMD16.

MDPR_OMASK - oMask Message Data Payload Register

	15:0	oMask10
		Format: U16
oMask for Pixels [15:0] of Slot 10. Used only if Slot Group HI or SIMD16.		
6	31:16	oMask13
		Format: U16
oMask for Pixels [15:0] of Slot 13. Used only if Slot Group HI or SIMD16.		
7	15:0	oMask12
		Format: U16
oMask for Pixels [15:0] of Slot 12. Used only if Slot Group HI or SIMD16.		
7	31:16	oMask15
		Format: U16
oMask for Pixels [15:0] of Slot 15. Used only if Slot Group HI or SIMD16.		
	15:0	oMask14
		Format: U16
oMask for Pixels [15:0] of Slot 14. Used only if Slot Group HI or SIMD16.		

OM Replicated SIMD16 Render Target Data Payload

MDP_RTW_M16REP - OM Replicated SIMD16 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	RGBA <table border="1"> <tr> <td>Format:</td> <td>MDPR_RGBA</td> </tr> </table> RGBA for all slots [15:0]	Format:	MDPR_RGBA
Format:	MDPR_RGBA			

OM S0A SIMD8 Render Target Data Payload

MDP_RTW_MA8 - OM S0A SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
2.0-2.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
3.0-3.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
4.0-4.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
5.0-5.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha

OM S0A SIMD16 Render Target Data Payload

MDP_RTW_MA16 - OM S0A SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Source 0 Alpha	
Format:	MDP_DW_SIMD8					
Slots [7:0] Source 0 Alpha						
1.0-1.7	255:0	Source 0 Alpha[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [15:8] Source 0 Alpha	
Format:	MDP_DW_SIMD8					
Slots [15:8] Source 0 Alpha						
2.0-2.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> <tr> <td colspan="2">Slots [15:0] oMask</td></tr> </table>	Format:	MDPR_OMASK	Slots [15:0] oMask	
Format:	MDPR_OMASK					
Slots [15:0] oMask						
3.0-3.7	255:0	Red[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Red	
Format:	MDP_DW_SIMD8					
Slots [7:0] Red						
4.0-4.7	255:0	Red[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Red</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [15:8] Red	
Format:	MDP_DW_SIMD8					
Slots [15:8] Red						
5.0-5.7	255:0	Green[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Green	
Format:	MDP_DW_SIMD8					
Slots [7:0] Green						
6.0-6.7	255:0	Green[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Green</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [15:8] Green	
Format:	MDP_DW_SIMD8					
Slots [15:8] Green						

MDP_RTW_MA16 - OM S0A SIMD16 Render Target Data Payload

7.0-7.7	255:0	Blue[7:0]
		Format: MDP_DW_SIMD8
		Slots [7:0] Blue
8.0-8.7	255:0	Blue[15:8]
		Format: MDP_DW_SIMD8
		Slots [15:8] Blue
9.0-9.7	255:0	Alpha[7:0]
		Format: MDP_DW_SIMD8
		Slots [7:0] Alpha
10.0-10.7	255:0	Alpha[15:8]
		Format: MDP_DW_SIMD8
		Slots [15:8] Alpha

OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_M8DS - OM SIMD8 Dual Source Render Target Data Payload				
Size (in bits): 2304				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>oMask for slots [7:0] and [15:8]. Operation selects upper or lower half.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Src0 Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Red</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
2.0-2.7	255:0	<p>Src0 Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Green</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
3.0-3.7	255:0	<p>Src0 Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Blue</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
4.0-4.7	255:0	<p>Src0 Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Alpha</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
5.0-5.7	255:0	<p>Src1 Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src1 Red</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
6.0-6.7	255:0	<p>Src1 Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src1 Green</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			

MDP_RTW_M8DS - OM SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Blue
		Format: MDP_DW SIMD8 Slots[7:0] or [15:8] of Src1 Blue
8.0-8.7	255:0	Src1 Alpha
		Format: MDP_DW SIMD8 Slots[7:0] or [15:8] of Src1 Alpha

OM SIMD8 Render Target Data Payload

MDP_RTW_M8 - OM SIMD8 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>Slots [7:0] oMask. Upper half ignored.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Red</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Green</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Blue</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Alpha</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			

OM SIMD16 Render Target Data Payload

MDP_RTW_M16 - OM SIMD16 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [15:0] oMask
1.0-1.7	255:0	Red[7:0] Format: MDP_DW SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Red[15:8] Format: MDP_DW SIMD8 Slots [15:8] Red
3.0-3.7	255:0	Green[7:0] Format: MDP_DW SIMD8 Slots [7:0] Green
4.0-4.7	255:0	Green[15:8] Format: MDP_DW SIMD8 Slots [15:8] Green
5.0-5.7	255:0	Blue[7:0] Format: MDP_DW SIMD8 Slots [7:0] Blue
6.0-6.7	255:0	Blue[15:8] Format: MDP_DW SIMD8 Slots [15:8] Blue
7.0-7.7	255:0	Alpha[7:0] Format: MDP_DW SIMD8 Slots [7:0] Alpha

MDP_RTW_M16 - OM SIMD16 Render Target Data Payload

8.0-8.7	255:0	Alpha[15:8]
		Format: MDP_DW SIMD8
		Slots [15:8] Alpha

OS OM S0A SIMD8 Render Target Data Payload

MDP_RTW_SMA8 - OS OM S0A SIMD8 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Source 0 Alpha	
Format:	MDP_DW_SIMD8					
Slots [7:0] Source 0 Alpha						
1.0-1.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> <tr> <td colspan="2">Slots [7:0] oMask. Upper half ignored.</td></tr> </table>	Format:	MDPR_OMASK	Slots [7:0] oMask. Upper half ignored.	
Format:	MDPR_OMASK					
Slots [7:0] oMask. Upper half ignored.						
2.0-2.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Red	
Format:	MDP_DW_SIMD8					
Slots [7:0] Red						
3.0-3.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Green	
Format:	MDP_DW_SIMD8					
Slots [7:0] Green						
4.0-4.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Blue</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Blue	
Format:	MDP_DW_SIMD8					
Slots [7:0] Blue						
5.0-5.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Alpha</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Alpha	
Format:	MDP_DW_SIMD8					
Slots [7:0] Alpha						
6.0-6.7	255:0	Stencil <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> <tr> <td colspan="2">Slots [7:0] Stencil</td></tr> </table>	Format:	MDPR_STENCIL	Slots [7:0] Stencil	
Format:	MDPR_STENCIL					
Slots [7:0] Stencil						

OS OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_SM8DS - OS OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_SM8DS - OS OM SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Blue <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDP_DW_SIMD8</td></tr> <tr> <td colspan="2" style="padding: 2px;">Slots[7:0] or [15:8] of Src1 Blue</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots[7:0] or [15:8] of Src1 Blue	
Format:	MDP_DW_SIMD8					
Slots[7:0] or [15:8] of Src1 Blue						
8.0-8.7	255:0	Src1 Alpha <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDP_DW_SIMD8</td></tr> <tr> <td colspan="2" style="padding: 2px;">Slots[7:0] or [15:8] of Src1 Alpha</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots[7:0] or [15:8] of Src1 Alpha	
Format:	MDP_DW_SIMD8					
Slots[7:0] or [15:8] of Src1 Alpha						
9.0-9.7	255:0	Stencil <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDPR_STENCIL</td></tr> <tr> <td colspan="2" style="padding: 2px;">Slots [7:0] or [15:8] of Stencil</td></tr> </table>	Format:	MDPR_STENCIL	Slots [7:0] or [15:8] of Stencil	
Format:	MDPR_STENCIL					
Slots [7:0] or [15:8] of Stencil						

OS OM SIMD8 Render Target Data Payload

MDP_RTW_SM8 - OS OM SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil



OS S0A SIMD8 Render Target Data Payload

MDP_RTW_SA8 - OS S0A SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil



OS SIMD8 Dual Source Render Target Data Payload

MDP_RTW_S8DS - OS SIMD8 Dual Source Render Target Data Payload

MDP_RTW_S8DS - OS SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Alpha Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src1 Alpha
8.0-8.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] or [15:8] of Stencil

OS SIMD8 Render Target Data Payload

MDP_RTW_S8 - OS SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Red Format: MDP_DW SIMD8 Slots [7:0] Red
1.0-1.7	255:0	Green Format: MDP_DW SIMD8 Slots [7:0] Green
2.0-2.7	255:0	Blue Format: MDP_DW SIMD8 Slots [7:0] Blue
3.0-3.7	255:0	Alpha Format: MDP_DW SIMD8 Slots [7:0] Alpha
4.0-4.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil



OS SZ OM S0A SIMD8 Render Target Data Payload

MDP_RTW_SZMA8 - OS SZ OM S0A SIMD8 Render Target Data Payload

Size (in bits):	2048	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
2.0-2.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
3.0-3.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
4.0-4.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
5.0-5.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha
6.0-6.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth
7.0-7.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil

OS SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_SZM8DS - OS SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_SZM8DS - OS SZ OM SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Blue <table border="1" style="width: 100%;"><tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDP_DW_SIMD8</td></tr></table> Slots[7:0] or [15:8] of Src1 Blue	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
8.0-8.7	255:0	Src1 Alpha <table border="1" style="width: 100%;"><tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDP_DW_SIMD8</td></tr></table> Slots[7:0] or [15:8] of Src1 Alpha	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
9.0-9.7	255:0	Source Depth <table border="1" style="width: 100%;"><tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDP_DW_SIMD8</td></tr></table> Slots [7:0] or [15:8] of Source Depth	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
10.0-10.7	255:0	Stencil <table border="1" style="width: 100%;"><tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">MDPR_STENCIL</td></tr></table> Slots [7:0] or [15:8] of Stencil	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			

OS SZ OM SIMD8 Render Target Data Payload

MDP_RTW_SZM8 - OS SZ OM SIMD8 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>oMask</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> <p>Slots [7:0] oMask. Upper half ignored.</p>	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	<p>Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Red</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
2.0-2.7	255:0	<p>Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Green</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
3.0-3.7	255:0	<p>Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Blue</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
4.0-4.7	255:0	<p>Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Alpha</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
5.0-5.7	255:0	<p>Source Depth</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots [7:0] Source Depth</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
6.0-6.7	255:0	<p>Stencil</p> <table border="1"> <tr> <td>Format:</td> <td>MDPR_STENCIL</td> </tr> </table> <p>Slots [7:0] Stencil</p>	Format:	MDPR_STENCIL
Format:	MDPR_STENCIL			



OS SZ S0A SIMD8 Render Target Data Payload

MDP_RTW_SZA8 - OS SZ S0A SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW_SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth
6.0-6.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] Stencil

OS SZ SIMD8 Dual Source Render Target Data Payload

MDP_RTW_SZ8DS - OS SZ SIMD8 Dual Source Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	Src0 Red <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Red	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
1.0-1.7	255:0	Src0 Green <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Green	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
2.0-2.7	255:0	Src0 Blue <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Blue	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
3.0-3.7	255:0	Src0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src0 Alpha	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
4.0-4.7	255:0	Src1 Red <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Red	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
5.0-5.7	255:0	Src1 Green <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Green	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			
6.0-6.7	255:0	Src1 Blue <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> </table> Slots[7:0] or [15:8] of Src1 Blue	Format:	MDP_DW SIMD8
Format:	MDP_DW SIMD8			

MDP_RTW_SZ8DS - OS SZ SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Alpha Format: MDP_DW SIMD8 Slots[7:0] or [15:8] of Src1 Alpha
8.0-8.7	255:0	Source Depth Format: MDP_DW SIMD8 Slots [7:0] or [15:8] of Source Depth
9.0-9.7	255:0	Stencil Format: MDPR_STENCIL Slots [7:0] or [15:8] of Stencil

OS SZ SIMD8 Render Target Data Payload

MDP_RTW_SZ8 - OS SZ SIMD8 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Red <table border="1"> <tr> <td>Format:</td><td>MDP_DW_SIMD8</td></tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Red	
Format:	MDP_DW_SIMD8					
Slots [7:0] Red						
1.0-1.7	255:0	Green <table border="1"> <tr> <td>Format:</td><td>MDP_DW_SIMD8</td></tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Green	
Format:	MDP_DW_SIMD8					
Slots [7:0] Green						
2.0-2.7	255:0	Blue <table border="1"> <tr> <td>Format:</td><td>MDP_DW_SIMD8</td></tr> <tr> <td colspan="2">Slots [7:0] Blue</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Blue	
Format:	MDP_DW_SIMD8					
Slots [7:0] Blue						
3.0-3.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td><td>MDP_DW_SIMD8</td></tr> <tr> <td colspan="2">Slots [7:0] Alpha</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Alpha	
Format:	MDP_DW_SIMD8					
Slots [7:0] Alpha						
4.0-4.7	255:0	Source Depth <table border="1"> <tr> <td>Format:</td><td>MDP_DW_SIMD8</td></tr> <tr> <td colspan="2">Slots [7:0] Source Depth</td></tr> </table>	Format:	MDP_DW_SIMD8	Slots [7:0] Source Depth	
Format:	MDP_DW_SIMD8					
Slots [7:0] Source Depth						
5.0-5.7	255:0	Stencil <table border="1"> <tr> <td>Format:</td><td>MDPR_STENCIL</td></tr> <tr> <td colspan="2">Slots [7:0] Stencil</td></tr> </table>	Format:	MDPR_STENCIL	Slots [7:0] Stencil	
Format:	MDPR_STENCIL					
Slots [7:0] Stencil						



Oword 2 Block Data Payload

MDP_OW2 - Oword 2 Block Data Payload		
DWord	Bit	Description
0.0-0.3	127:0	Oword0 Format: U128 Specifies the Oword data for block element 0
0.4-0.7	127:0	Oword1 Format: U128 Specifies the Oword data for block element 1

Oword 4 Block Data Payload

MDP_OW4 - Oword 4 Block Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	<p>Data[1:0]</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> <tr> <td colspan="2">Specifies the Oword data for block elements [1:0]</td></tr> </table>	Format:	MDCR_OW	Specifies the Oword data for block elements [1:0]	
Format:	MDCR_OW					
Specifies the Oword data for block elements [1:0]						
1.0-1.7	255:0	<p>Data[3:2]</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> <tr> <td colspan="2">Specifies the Oword data for block elements [3:2]</td></tr> </table>	Format:	MDCR_OW	Specifies the Oword data for block elements [3:2]	
Format:	MDCR_OW					
Specifies the Oword data for block elements [3:2]						

Oword 8 Block Data Payload

MDP_OW8 - Oword 8 Block Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Data[1:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> <tr> <td colspan="2">Specifies the Oword data for block elements [1:0]</td></tr> </table>	Format:	MDCR_OW	Specifies the Oword data for block elements [1:0]	
Format:	MDCR_OW					
Specifies the Oword data for block elements [1:0]						
1.0-1.7	255:0	Data[3:2] <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> <tr> <td colspan="2">Specifies the Oword data for block elements [3:2]</td></tr> </table>	Format:	MDCR_OW	Specifies the Oword data for block elements [3:2]	
Format:	MDCR_OW					
Specifies the Oword data for block elements [3:2]						
2.0-2.7	255:0	Data[5:4] <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> <tr> <td colspan="2">Specifies the Oword data for block elements [5:4]</td></tr> </table>	Format:	MDCR_OW	Specifies the Oword data for block elements [5:4]	
Format:	MDCR_OW					
Specifies the Oword data for block elements [5:4]						
3.0-3.7	255:0	Data[7:6] <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> <tr> <td colspan="2">Specifies the Oword data for block elements [7:6]</td></tr> </table>	Format:	MDCR_OW	Specifies the Oword data for block elements [7:6]	
Format:	MDCR_OW					
Specifies the Oword data for block elements [7:6]						

Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload

MDP_A64_AOP8_OW2 - Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Slot[1:0] Src0</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [1:0] Source 0 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			
1.0-1.7	255:0	<p>Slot[3:2] Src0</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [3:2] Source 0 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			
2.0-2.7	255:0	<p>Slot[5:4] Src0</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [5:4] Source 0 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			
3.0-3.7	255:0	<p>Slot[7:6] Src0</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [7:6] Source 0 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			
4.0-4.7	255:0	<p>Slot[1:0] Src1</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [1:0] Source 1 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			
5.0-5.7	255:0	<p>Slot[3:2] Src1</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [3:2] Source 1 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			
6.0-6.7	255:0	<p>Slot[5:4] Src1</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_OW</td> </tr> </table> <p>Specifies the Slot [5:4] Source 1 data</p>	Format:	MDCR_OW
Format:	MDCR_OW			



MDP_A64_AOP8_OW2 - Oword A64 SIMD8 Atomic Operation CMPWR16B Message Data Payload

7.0-7.7	255:0	Slot[7:6] Src1
		Format: MDCR_OW Specifies the Slot [7:6] Source 1 data

Oword Data Blocks Message Descriptor Control Field

MDC_DB_OW - Oword Data Blocks Message Descriptor Control Field																										
DWord	Bit	Description																								
0	2:0	Data Blocks Specifies the number of Oword blocks to be read or written <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>OW1L</td> <td>1 Oword, read into or written from the low 128 bits of the destination register</td> </tr> <tr> <td>01h</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>02h</td> <td>OW2</td> <td>2 Owords</td> </tr> <tr> <td>03h</td> <td>OW4</td> <td>4 Owords</td> </tr> <tr> <td>04h</td> <td>OW8</td> <td>8 Owords</td> </tr> <tr> <td>05h</td> <td>OW16</td> <td>16 Owords</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register	01h	Reserved	Reserved	02h	OW2	2 Owords	03h	OW4	4 Owords	04h	OW8	8 Owords	05h	OW16	16 Owords	Others	Reserved	Ignored
Value	Name	Description																								
00h	OW1L	1 Oword, read into or written from the low 128 bits of the destination register																								
01h	Reserved	Reserved																								
02h	OW2	2 Owords																								
03h	OW4	4 Owords																								
04h	OW8	8 Owords																								
05h	OW16	16 Owords																								
Others	Reserved	Ignored																								



Oword Data Payload Register

MDCR_OW - Oword Data Payload Register		
DWord	Bit	Description
0.0-0.3	127:0	Oword0 Format: U128 Specifies the slot 0 data in this payload register
0.4-0.7	127:0	Oword1 Format: U128 Specifies the slot 1 data in this payload register

Oword Dual Data Blocks Message Descriptor Control Field

MDC_DB_OWD - Oword Dual Data Blocks Message Descriptor Control Field

Size (in bits): 2
 Default Value: 0x00000000

DWord	Bit	Description												
0	1:0	<p>OW Dual Data Blocks Specifies the number of Oword Blocks to be read or written</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>OWD1</td> <td>1 Hword register, 2 Owords</td> </tr> <tr> <td>02h</td> <td>OWD4</td> <td>4 Hword registers, 8 Owords</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	00h	OWD1	1 Hword register, 2 Owords	02h	OWD4	4 Hword registers, 8 Owords	Others	Reserved	Ignored
Value	Name	Description												
00h	OWD1	1 Hword register, 2 Owords												
02h	OWD4	4 Hword registers, 8 Owords												
Others	Reserved	Ignored												

PD Entry

PD_ENTRY - PD Entry										
Size (in bits):	64									
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000									
This is a structure for Page DirectoryEntry.										
DWord	Bit	Description								
Exists if: ([Page Size]==0b) AND ([Page Table Size]==0b) PDE Entry 4K	63:46	Reserved								
	45:12	PTE4K Base Address								
	11:8	Reserved								
	7	Page Size Indicates the size of the page mapped by the entry and whether to terminate the page walk. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Small pages are mapped and the walk needs to continue to the next level.</td></tr> <tr> <td>1b</td><td></td><td>Large pages are mapped and the walk needs to terminate.</td></tr> </tbody> </table>	Value	Name	Description	0b		Small pages are mapped and the walk needs to continue to the next level.	1b	
Value	Name	Description								
0b		Small pages are mapped and the walk needs to continue to the next level.								
1b		Large pages are mapped and the walk needs to terminate.								
6	Page Table Size PTS indicates whether the PDE points to a 4KB page table (PT512) or 64KB page table (PT32). PTS bit exists only when PS=0. It is overloaded with CP bit. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.</td></tr> <tr> <td>1b</td><td></td><td>PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.</td></tr> </tbody> </table>	Value	Name	Description	0b		PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.	1b		PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.
Value	Name	Description								
0b		PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.								
1b		PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.								
5:0	Page Table Format Common Bits <table border="1"> <tr> <td>Format:</td><td>PTF_COMMON_BITS</td></tr> </table>	Format:	PTF_COMMON_BITS							
Format:	PTF_COMMON_BITS									
63:46	Reserved									
45:8	PTE64K Base Address									
7	Page Size Indicates the size of the page mapped by the entry and whether to terminate the page walk. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Small pages are mapped and the walk needs to continue to the next level.</td></tr> <tr> <td>1b</td><td></td><td>Large pages are mapped and the walk needs to terminate.</td></tr> </tbody> </table>	Value	Name	Description	0b		Small pages are mapped and the walk needs to continue to the next level.	1b		Large pages are mapped and the walk needs to terminate.
Value	Name	Description								
0b		Small pages are mapped and the walk needs to continue to the next level.								
1b		Large pages are mapped and the walk needs to terminate.								

PD_ENTRY - PD Entry

<p style="margin: 0;">Exists if: [Page Size]==1b PDE Entry 2M (2MB Leaf)</p>	6	<p>Page Table Size</p> <p>PTS indicates whether the PDE points to a 4KB page table (PT512) or 64KB page table (PT32).</p> <p>PTS bit exists only when PS=0. It is overloaded with CP bit.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.</td></tr> <tr> <td>1b</td><td></td><td>PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.</td></tr> </tbody> </table>			Value	Name	Description	0b		PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.	1b		PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.
Value	Name	Description											
0b		PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.											
1b		PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.											
5:0	<p>Page Table Format Common Bits</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">PTF_COMMON_BITS</td></tr> </table>			Format:	PTF_COMMON_BITS								
Format:	PTF_COMMON_BITS												
63	<p>Reserved</p>												
62	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td><td style="width: 30%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>			Access:	RO	Format:	MBZ						
Access:	RO												
Format:	MBZ												
61:46	<p>Reserved</p>												
45:21	<p>2M Page Base Address</p>												
20:13	<p>Reserved</p>												
12	<p>Page Attribute Table - PAT Index 2</p> <p>PAT_Index[2].</p> <p>Previously, this bit was used as <i>Page Attribute Table</i>(PAT) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory--pointer table referenced by this entry..</p>												
11	<p>Device Memory</p> <p>Indicates whether the translated physical address points to system memory or device memory.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Translated address is a system physical address.</td></tr> <tr> <td>1b</td><td></td><td>Translated address is a device physical address. It may reference either local memory or peer memory.</td></tr> </tbody> </table>			Value	Name	Description	0b		Translated address is a system physical address.	1b		Translated address is a device physical address. It may reference either local memory or peer memory.	
Value	Name	Description											
0b		Translated address is a system physical address.											
1b		Translated address is a device physical address. It may reference either local memory or peer memory.											
10	<p>Reserved</p>												
9	<p>Null</p> <p>For Tile-Resources, private PPGTT tables enables for driver to merge Null Page information to primary (1stLevel) translation tables. If Null=1, the hardware will avoid the memory access and return all zeros for the read access with a null completion, write accesses are dropped.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td></td></tr> </tbody> </table>			Value	Name	Description	0b						
Value	Name	Description											
0b													

PD_ENTRY - PD Entry

		1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.		
8	Reserved					
7	Page Size Indicates the size of the page mapped by the entry and whether to terminate the page walk. <i>On PDE:</i> Indicates a 2MB page mapping					
	Value	Name	Description			
	0b		Small pages are mapped and the walk needs to continue to the next level.			
	1b		Large pages are mapped and the walk needs to terminate.			
6	Page Table Size PTS indicates whether the PDE points to a 4KB page table (PT512) or 64KB page table (PT32). PTS bit exists only when PS=0. It is overloaded with CP bit.					
	Value	Name	Description			
	0b		PDE points to a 512-entry page table (PT512) where each entry may point to a 4KB page.			
	1b		PDE points to a 32-entry page table (PT32) where each entry may point to a 64KB page.			
5	Reserved					
4:3	Reserved					
	Access:		RO			
	Format:		MBZ			
2	Reserved					
1	Read/Write Read and write permissions					
	Value	Name	Description			
	0b		Memory range defined by this entry only has read permissions and cannot be written into.			
	1b		Memory range defined by this entry has both read and write permissions.			
0	Present Entry is present and valid.					
	Value	Name	Description			
	0b		Most fields in the entry are valid except the Force Fault (FF) field.			
	1b					

PDP Entry

PDP_ENTRY - PDP Entry										
Size (in bits): 64 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000										
This is a structure for PDP Entry.										
DWord	Bit	Description								
Exists if: [Page Size]==0b	0	Reserved								
	63:46	PDE Base Address								
	45:12	Reserved								
	11:8	Page Size Indicates the size of the page mapped by the entry and whether to terminate the page walk. <i>On PDP:</i> Indicates a 1GB page mapping								
	7	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Small pages are mapped and the walk needs to continue to the next level.</td></tr> <tr> <td>1b</td><td></td><td>Large pages are mapped and the walk needs to terminate.</td></tr> </tbody> </table>	Value	Name	Description	0b		Small pages are mapped and the walk needs to continue to the next level.	1b	
Value	Name	Description								
0b		Small pages are mapped and the walk needs to continue to the next level.								
1b		Large pages are mapped and the walk needs to terminate.								
6	Reserved									
5:0	Page Table Format Common Bits <table border="1"> <tr> <td>Format:</td><td>PTF_COMMON_BITS</td></tr> </table>	Format:	PTF_COMMON_BITS							
Format:	PTF_COMMON_BITS									
0	Reserved									
63	Reserved									
62	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO									
Format:	MBZ									
Exists if: [Page Size]==1b 1GB Leaf	61:52	Reserved								
	51:46	Reserved <table border="1"> <tr> <td>Exists If:</td><td>[Device Memory]==1b</td></tr> </table>	Exists If:	[Device Memory]==1b						
Exists If:	[Device Memory]==1b									
51:30	1G Page Base Address <table border="1"> <tr> <td>Exists If:</td><td>[Device Memory]==0b</td></tr> </table>	Exists If:	[Device Memory]==0b							
Exists If:	[Device Memory]==0b									
45:30	1G Page Base Address <table border="1"> <tr> <td>Exists If:</td><td>[Device Memory]==1b</td></tr> </table>	Exists If:	[Device Memory]==1b							
Exists If:	[Device Memory]==1b									
29:13	Reserved									
12	Page Attribute Table For devices operating in the processor coherency domain, this field indirectly determines the memory type used to access the page directory--pointer table referenced by this entry.									

PDP_ENTRY - PDP Entry

	11	Device Memory Indicates whether the translated physical address points to system memory or device memory.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Translated address is a system physical address.</td></tr> <tr> <td>1b</td><td></td><td>Translated address is a device physical address. It may reference either local memory or peer memory.</td></tr> </tbody> </table>	Value	Name	Description	0b		Translated address is a system physical address.	1b		Translated address is a device physical address. It may reference either local memory or peer memory.
Value	Name	Description									
0b		Translated address is a system physical address.									
1b		Translated address is a device physical address. It may reference either local memory or peer memory.									
	10	Atomic Enable									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Device doesn't have atomic permissions to the page. Attempts to do atomic operations will result in a page fault of type ACCESS_TYPE_ATOMIC.</td></tr> <tr> <td>1b</td><td></td><td>Device has permission to do atomic operations to the page.</td></tr> </tbody> </table>	Value	Name	Description	0b		Device doesn't have atomic permissions to the page. Attempts to do atomic operations will result in a page fault of type ACCESS_TYPE_ATOMIC.	1b		Device has permission to do atomic operations to the page.
Value	Name	Description									
0b		Device doesn't have atomic permissions to the page. Attempts to do atomic operations will result in a page fault of type ACCESS_TYPE_ATOMIC.									
1b		Device has permission to do atomic operations to the page.									
	9	Null For Tile-Resources, private PPGTT tables enables for driver to merge Null Page information to primary (1 st Level) translation tables. If Null=1, the hardware will avoid the memory access and return all zeros for the read access with a null completion, write accesses are dropped.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td></td></tr> <tr> <td>1b</td><td></td><td>Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.</td></tr> </tbody> </table>	Value	Name	Description	0b			1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.
Value	Name	Description									
0b											
1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.									
	8	Reserved									
	7	Page Size Indicates the size of the page mapped by the entry and whether to terminate the page walk. <i>On PDP:</i> Indicates a 1GB page mapping									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>Small pages are mapped and the walk needs to continue to the next level.</td></tr> <tr> <td>1b</td><td></td><td>Large pages are mapped and the walk needs to terminate.</td></tr> </tbody> </table>	Value	Name	Description	0b		Small pages are mapped and the walk needs to continue to the next level.	1b		Large pages are mapped and the walk needs to terminate.
Value	Name	Description									
0b		Small pages are mapped and the walk needs to continue to the next level.									
1b		Large pages are mapped and the walk needs to terminate.									
	6	Cache ByPass Indicates whether to allocate the access into the L3 (memory side) cache. This field applies only to device memory (DM=1). <i>Read access:</i> If already in L3, fetch it from there. If not in L3, fetch from memory but don't allocate in L3. <i>Write access:</i> if already in L3, hardware may choose to update it in-place or invalidate and update in memory. If not in L3, don't allocate in L3 and update directly in memory									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td></td><td>For both read and write access, allocate into the L3 cache if not already there.</td></tr> <tr> <td>1b</td><td></td><td>Don't allocate the access in L3 cache.</td></tr> </tbody> </table>	Value	Name	Description	0b		For both read and write access, allocate into the L3 cache if not already there.	1b		Don't allocate the access in L3 cache.
Value	Name	Description									
0b		For both read and write access, allocate into the L3 cache if not already there.									
1b		Don't allocate the access in L3 cache.									

PDP_ENTRY - PDP Entry

5:0		Page Table Format Common Bits	
		Format:	PTF_COMMON_BITS

Performance Counter Report Format 101b

Performance Counter Report Format 101b		
DWord	Bit	Description
0	31:0	RPT_ID
1	31:0	TIME_STAMP
2	31:0	CTX_ID
3	31:0	GPU_TICKS
4	31:0	A-Cntr 0 (low dword)
5	31:0	A-Cntr 1 (low dword)
6	31:0	A-Cntr 2 (low dword)
7	31:0	A-Cntr 3 (low dword)
8	31:0	A-Cntr 4 (low dword)
9	31:0	A-Cntr 5 (low dword)
10	31:0	A-Cntr 6 (low dword)
11	31:0	A-Cntr 7 (low dword)
12	31:0	A-Cntr 8 (low dword)
13	31:0	A-Cntr 9 (low dword)
14	31:0	A-Cntr 10 (low dword)
15	31:0	A-Cntr 11 (low dword)
16	31:0	A-Cntr 12 (low dword)
17	31:0	A-Cntr 13 (low dword)
18	31:0	A-Cntr 14 (low dword)
19	31:0	A-Cntr 15 (low dword)
20	31:0	A-Cntr 16 (low dword)
21	31:0	A-Cntr 17 (low dword)
22	31:0	A-Cntr 18 (low dword)
23	31:0	A-Cntr 19 (low dword)

Performance Counter Report Format 101b

24	31:0	A-Cntr 20 (low dword)
25	31:0	A-Cntr 21 (low dword)
26	31:0	A-Cntr 22 (low dword)
27	31:0	A-Cntr 23 (low dword)
28	31:0	A-Cntr 24 (low dword)
29	31:0	A-Cntr 25 (low dword)
30	31:0	A-Cntr 26 (low dword)
31	31:0	A-Cntr 27 (low dword)
32	31:0	A-Cntr 28 (low dword)
33	31:0	A-Cntr 29 (low dword)
34	31:0	A-Cntr 30 (low dword)
35	31:0	A-Cntr 31 (low dword)
36	31:0	A-Cntr 32 (low dword)
37	31:0	A-Cntr 33 (low dword)
38	31:0	A-Cntr 34 (low dword)
39	31:0	A-Cntr 35 (low dword)
40	31:24	High byte of A3
	23:16	High byte of A2
	15:8	High byte of A1
	7:0	High byte of A0
41	31:24	High byte of A7
	23:16	High byte of A6
	15:8	High byte of A5
	7:0	High byte of A4
42	31:24	High byte of A11
	23:16	High byte of A10
	15:8	High byte of A9
	7:0	High byte of A8
43	31:24	High byte of A15
	23:16	High byte of A14
	15:8	High byte of A13
	7:0	High byte of A12
44	31:24	High byte of A19
	23:16	High byte of A18
	15:8	High byte of A17
	7:0	High byte of A16

Performance Counter Report Format 101b

45	31:24	High byte of A23
	23:16	High byte of A22
	15:8	High byte of A21
	7:0	High byte of A20
46	31:24	High byte of A27
	23:16	High byte of A26
	15:8	High byte of A25
	7:0	High byte of A24
47	31:24	High byte of A31
	23:16	High byte of A30
	15:8	High byte of A29
	7:0	High byte of A28
48	31:0	B-Cntr 0
49	31:0	B-Cntr 1
50	31:0	B-Cntr 2
51	31:0	B-Cntr 3
52	31:0	B-Cntr 4
53	31:0	B-Cntr 5
54	31:0	B-Cntr 6
55	31:0	B-Cntr 7
56	31:0	C-Cntr 0
57	31:0	C-Cntr 1
58	31:0	C-Cntr 2
59	31:0	C-Cntr 3
60	31:0	C-Cntr 4
61	31:0	C-Cntr 5
62	31:0	C-Cntr 6
63	31:0	C-Cntr 7

Per Thread Scratch Space Message Header Control

MHC_PTSS - Per Thread Scratch Space Message Header Control									
DWord	Bit	Description							
0	31:4	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
3:0	Per Thread Scratch Space <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> <tr> <td colspan="2">Specifies the amount of scratch space allowed to be used by this thread for messages in which the Binding Table Index is Stateless model, otherwise this field is ignored. The data port will use this to bounds check scratch space messages. Value range = [0,11] represents [1KB, 2MB] in powers of two.</td></tr> <tr> <td colspan="2" style="text-align: center;">Programming Notes</td></tr> <tr> <td colspan="2">Writes out of bounds will be ignored. Reads out of bounds will return 0.</td></tr> </table>	Format:	U4	Specifies the amount of scratch space allowed to be used by this thread for messages in which the Binding Table Index is Stateless model, otherwise this field is ignored. The data port will use this to bounds check scratch space messages. Value range = [0,11] represents [1KB, 2MB] in powers of two.		Programming Notes		Writes out of bounds will be ignored. Reads out of bounds will return 0.	
Format:	U4								
Specifies the amount of scratch space allowed to be used by this thread for messages in which the Binding Table Index is Stateless model, otherwise this field is ignored. The data port will use this to bounds check scratch space messages. Value range = [0,11] represents [1KB, 2MB] in powers of two.									
Programming Notes									
Writes out of bounds will be ignored. Reads out of bounds will return 0.									



PIXEL_HASH_TABLE_1BIT_32ENTRY

PIXEL_HASH_TABLE_1BIT_32ENTRY		
DWord	Bit	Description
0	31:24	Pixel Hashing Table Entries y[3]x[7:0] Format: U8 Indicates the pixelhash_id for the pixel block that has y=3 and x=7..0
	23:16	Pixel Hashing Table Entries y[2]x[7:0] Format: U8 Indicates the pixelhash_id for the pixel block that has y=2 and x=7..0
	15:8	Pixel Hashing Table Entries y[1]x[7:0] Format: U8 Indicates the pixelhash_id for the pixel block that has y=1 and x=7..0
	7:0	Pixel Hashing Table Entries y[0]x[7:0] Format: U8 Indicates the pixelhash_id for the pixel block that has y=0 and x=7..0

PIXEL_HASH_TABLE_1BIT_64ENTRY

PIXEL_HASH_TABLE_1BIT_64ENTRY						
DWord	Bit	Description				
0	31:24	<p>Pixel Hashing Table Entries y[3]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=3 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=3 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=3 and x=7..0						
	23:16	<p>Pixel Hashing Table Entries y[2]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=2 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=2 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=2 and x=7..0						
	15:8	<p>Pixel Hashing Table Entries y[1]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=1 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=1 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=1 and x=7..0						
	7:0	<p>Pixel Hashing Table Entries y[0]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=0 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=0 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=0 and x=7..0						
1	31:24	<p>Pixel Hashing Table Entries y[7]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=7 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=7 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=7 and x=7..0						
	23:16	<p>Pixel Hashing Table Entries y[6]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=6 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=6 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=6 and x=7..0						
	15:8	<p>Pixel Hashing Table Entries y[5]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=5 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=5 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=5 and x=7..0						
	7:0	<p>Pixel Hashing Table Entries y[4]x[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has y=4 and x=7..0</td><td></td> </tr> </table>	Format:	U8	Indicates the pixelhash_id for the pixel block that has y=4 and x=7..0	
Format:	U8					
Indicates the pixelhash_id for the pixel block that has y=4 and x=7..0						

PIXEL_HASH_TABLE_1BIT_128ENTRY

PIXEL_HASH_TABLE_1BIT_128ENTRY						
DWord	Bit	Description				
0	31:16	Pixel Hashing Table Entries y[1]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=1 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=1 and x=15..0	
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=1 and x=15..0						
15:0	Pixel Hashing Table Entries y[0]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=0 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=0 and x=15..0		
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=0 and x=15..0						
1	31:16	Pixel Hashing Table Entries y[3]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=3 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=3 and x=15..0	
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=3 and x=15..0						
15:0	Pixel Hashing Table Entries y[2]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=2 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=2 and x=15..0		
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=2 and x=15..0						
2	31:16	Pixel Hashing Table Entries y[5]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=5 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=5 and x=15..0	
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=5 and x=15..0						
15:0	Pixel Hashing Table Entries y[4]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=4 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=4 and x=15..0		
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=4 and x=15..0						
3	31:16	Pixel Hashing Table Entries y[7]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=7 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=7 and x=15..0	
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=7 and x=15..0						
15:0	Pixel Hashing Table Entries y[6]x[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Indicates the pixelhash_id for the pixel block that has y=6 and x=15..0</td></tr> </table>	Format:	U16	Indicates the pixelhash_id for the pixel block that has y=6 and x=15..0		
Format:	U16					
Indicates the pixelhash_id for the pixel block that has y=6 and x=15..0						

PIXEL_HASH_TABLE_2BIT_64ENTRY

PIXEL_HASH_TABLE_2BIT_64ENTRY						
DWord	Bit	Description				
0	31:30	<p>Pixel Hashing Table Entry y[1]x[7]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=7 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=7 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=7 and y=1						
	29:28	<p>Pixel Hashing Table Entry y[1]x[6]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=6 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=6 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=6 and y=1						
	27:26	<p>Pixel Hashing Table Entry y[1]x[5]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=5 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=5 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=5 and y=1						
	25:24	<p>Pixel Hashing Table Entry y[1]x[4]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=4 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=4 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=4 and y=1						
	23:22	<p>Pixel Hashing Table Entry y[1]x[3]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=3 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=3 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=3 and y=1						
	21:20	<p>Pixel Hashing Table Entry y[1]x[2]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=2 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=2 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=2 and y=1						
	19:18	<p>Pixel Hashing Table Entry y[1]x[1]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=1 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=1 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=1 and y=1						
	17:16	<p>Pixel Hashing Table Entry y[1]x[0]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=0 and y=1</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=0 and y=1	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=0 and y=1						
	15:14	<p>Pixel Hashing Table Entry y[0]x[7]</p> <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td>Indicates the pixelhash_id for the pixel block that has x=7 and y=0</td><td></td></tr> </table>	Format:	U2	Indicates the pixelhash_id for the pixel block that has x=7 and y=0	
Format:	U2					
Indicates the pixelhash_id for the pixel block that has x=7 and y=0						

PIXEL_HASH_TABLE_2BIT_64ENTRY

	13:12	Pixel Hashing Table Entry y[0]x[6]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=0			
	11:10	Pixel Hashing Table Entry y[0]x[5]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=0			
	9:8	Pixel Hashing Table Entry y[0]x[4]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=0			
	7:6	Pixel Hashing Table Entry y[0]x[3]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=0			
	5:4	Pixel Hashing Table Entry y[0]x[2]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=0			
	3:2	Pixel Hashing Table Entry y[0]x[1]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=1 and y=0			
	1:0	Pixel Hashing Table Entry y[0]x[0]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=0			
1	31:30	Pixel Hashing Table Entry y[3]x[7]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=7 and y=3			
1	29:28	Pixel Hashing Table Entry y[3]x[6]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=6 and y=3			
1	27:26	Pixel Hashing Table Entry y[3]x[5]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=5 and y=3			
1	25:24	Pixel Hashing Table Entry y[3]x[4]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=4 and y=3			
1	23:22	Pixel Hashing Table Entry y[3]x[3]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=3 and y=3			
1	21:20	Pixel Hashing Table Entry y[3]x[2]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=2 and y=3			

PIXEL_HASH_TABLE_2BIT_64ENTRY

	19:18	Pixel Hashing Table Entry y[3]x[1]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=3
	17:16	Pixel Hashing Table Entry y[3]x[0]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=0 and y=3
	15:14	Pixel Hashing Table Entry y[2]x[7]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=7 and y=2
	13:12	Pixel Hashing Table Entry y[2]x[6]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=6 and y=2
	11:10	Pixel Hashing Table Entry y[2]x[5]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=5 and y=2
	9:8	Pixel Hashing Table Entry y[2]x[4]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=4 and y=2
	7:6	Pixel Hashing Table Entry y[2]x[3]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=3 and y=2
	5:4	Pixel Hashing Table Entry y[2]x[2]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=2 and y=2
	3:2	Pixel Hashing Table Entry y[2]x[1]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=2
	1:0	Pixel Hashing Table Entry y[2]x[0]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=0 and y=2
2	31:30	Pixel Hashing Table Entry y[5]x[7]
2		Format: U2
2		Indicates the pixelhash_id for the pixel block that has x=7 and y=5
2	29:28	Pixel Hashing Table Entry y[5]x[6]
2		Format: U2
2		Indicates the pixelhash_id for the pixel block that has x=6 and y=5

PIXEL_HASH_TABLE_2BIT_64ENTRY

	27:26	Pixel Hashing Table Entry y[5]x[5]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=5 and y=5
	25:24	Pixel Hashing Table Entry y[5]x[4]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=4 and y=5
	23:22	Pixel Hashing Table Entry y[5]x[3]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=3 and y=5
	21:20	Pixel Hashing Table Entry y[5]x[2]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=2 and y=5
	19:18	Pixel Hashing Table Entry y[5]x[1]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=5
	17:16	Pixel Hashing Table Entry y[5]x[0]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=0 and y=5
	15:14	Pixel Hashing Table Entry y[4]x[7]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=7 and y=4
	13:12	Pixel Hashing Table Entry y[4]x[6]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=6 and y=4
	11:10	Pixel Hashing Table Entry y[4]x[5]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=5 and y=4
	9:8	Pixel Hashing Table Entry y[4]x[4]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=4 and y=4
	7:6	Pixel Hashing Table Entry y[4]x[3]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=3 and y=4
	5:4	Pixel Hashing Table Entry y[4]x[2]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=2 and y=4
	3:2	Pixel Hashing Table Entry y[4]x[1]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=4

PIXEL_HASH_TABLE_2BIT_64ENTRY

	1:0	Pixel Hashing Table Entry y[4]x[0]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=0 and y=4		
3	31:30	Pixel Hashing Table Entry y[7]x[7]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=7 and y=7		
	29:28	Pixel Hashing Table Entry y[7]x[6]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=6 and y=7		
	27:26	Pixel Hashing Table Entry y[7]x[5]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=5 and y=7		
	25:24	Pixel Hashing Table Entry y[7]x[4]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=4 and y=7		
	23:22	Pixel Hashing Table Entry y[7]x[3]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=3 and y=7		
	21:20	Pixel Hashing Table Entry y[7]x[2]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=2 and y=7		
	19:18	Pixel Hashing Table Entry y[7]x[1]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=1 and y=7		
	17:16	Pixel Hashing Table Entry y[7]x[0]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=0 and y=7		
	15:14	Pixel Hashing Table Entry y[6]x[7]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=7 and y=6		
	13:12	Pixel Hashing Table Entry y[6]x[6]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=6 and y=6		
	11:10	Pixel Hashing Table Entry y[6]x[5]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=5 and y=6		
	9:8	Pixel Hashing Table Entry y[6]x[4]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=4 and y=6		

PIXEL_HASH_TABLE_2BIT_64ENTRY

	7:6	Pixel Hashing Table Entry y[6]x[3]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=3 and y=6		
	5:4	Pixel Hashing Table Entry y[6]x[2]
Format: U2		
Indicates the pixelhash_id for the pixel block that has x=2 and y=6		
	3:2	Pixel Hashing Table Entry y[6]x[1]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=1 and y=6		
	1:0	Pixel Hashing Table Entry y[6]x[0]
		Format: U2
Indicates the pixelhash_id for the pixel block that has x=0 and y=6		

PIXEL_HASH_TABLE_2BIT_128ENTRY

PIXEL_HASH_TABLE_2BIT_128ENTRY		
DWord	Bit	Description
0	31:30	Pixel Hashing Table Entry y[0]x[15] Format: U2 Indicates the pixelhash_id for the pixel block that has x=15 and y=0
	29:28	Pixel Hashing Table Entry y[0]x[14] Format: U2 Indicates the pixelhash_id for the pixel block that has x=14 and y=0
	27:26	Pixel Hashing Table Entry y[0]x[13] Format: U2 Indicates the pixelhash_id for the pixel block that has x=13 and y=0
	25:24	Pixel Hashing Table Entry y[0]x[12] Format: U2 Indicates the pixelhash_id for the pixel block that has x=12 and y=0
	23:22	Pixel Hashing Table Entry y[0]x[11] Format: U2 Indicates the pixelhash_id for the pixel block that has x=11 and y=0
	21:20	Pixel Hashing Table Entry y[0]x[10] Format: U2 Indicates the pixelhash_id for the pixel block that has x=10 and y=0
	19:18	Pixel Hashing Table Entry y[0]x[9] Format: U2 Indicates the pixelhash_id for the pixel block that has x=9 and y=0
	17:16	Pixel Hashing Table Entry y[0]x[8] Format: U2 Indicates the pixelhash_id for the pixel block that has x=8 and y=0
	15:14	Pixel Hashing Table Entry y[0]x[7] Format: U2 Indicates the pixelhash_id for the pixel block that has x=7 and y=0

PIXEL_HASH_TABLE_2BIT_128ENTRY

	13:12	Pixel Hashing Table Entry y[0]x[6]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=0			
	11:10	Pixel Hashing Table Entry y[0]x[5]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=0			
	9:8	Pixel Hashing Table Entry y[0]x[4]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=0			
	7:6	Pixel Hashing Table Entry y[0]x[3]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=0			
	5:4	Pixel Hashing Table Entry y[0]x[2]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=0			
	3:2	Pixel Hashing Table Entry y[0]x[1]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=1 and y=0			
	1:0	Pixel Hashing Table Entry y[0]x[0]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=0			
1	31:30	Pixel Hashing Table Entry y[1]x[15]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=15 and y=1			
1	29:28	Pixel Hashing Table Entry y[1]x[14]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=14 and y=1			
1	27:26	Pixel Hashing Table Entry y[1]x[13]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=13 and y=1			
1	25:24	Pixel Hashing Table Entry y[1]x[12]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=12 and y=1			
1	23:22	Pixel Hashing Table Entry y[1]x[11]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=11 and y=1			
1	21:20	Pixel Hashing Table Entry y[1]x[10]	Format:	U2	
1		Indicates the pixelhash_id for the pixel block that has x=10 and y=1			

PIXEL_HASH_TABLE_2BIT_128ENTRY

	19:18	Pixel Hashing Table Entry y[1]x[9]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=9 and y=1			
	17:16	Pixel Hashing Table Entry y[1]x[8]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=8 and y=1			
	15:14	Pixel Hashing Table Entry y[1]x[7]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=1			
	13:12	Pixel Hashing Table Entry y[1]x[6]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=1			
	11:10	Pixel Hashing Table Entry y[1]x[5]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=1			
	9:8	Pixel Hashing Table Entry y[1]x[4]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=1			
	7:6	Pixel Hashing Table Entry y[1]x[3]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=1			
	5:4	Pixel Hashing Table Entry y[1]x[2]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=1			
	3:2	Pixel Hashing Table Entry y[1]x[1]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=1 and y=1			
	1:0	Pixel Hashing Table Entry y[1]x[0]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=1			
2	31:30	Pixel Hashing Table Entry y[2]x[15]	Format:	U2	
2		Indicates the pixelhash_id for the pixel block that has x=15 and y=2			
2	29:28	Pixel Hashing Table Entry y[2]x[14]	Format:	U2	
2		Indicates the pixelhash_id for the pixel block that has x=14 and y=2			
2	27:26	Pixel Hashing Table Entry y[2]x[13]	Format:	U2	
2		Indicates the pixelhash_id for the pixel block that has x=13 and y=2			

PIXEL_HASH_TABLE_2BIT_128ENTRY

	25:24	Pixel Hashing Table Entry y[2]x[12]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=12 and y=2			
	23:22	Pixel Hashing Table Entry y[2]x[11]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=11 and y=2			
	21:20	Pixel Hashing Table Entry y[2]x[10]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=10 and y=2			
	19:18	Pixel Hashing Table Entry y[2]x[9]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=9 and y=2			
	17:16	Pixel Hashing Table Entry y[2]x[8]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=8 and y=2			
	15:14	Pixel Hashing Table Entry y[2]x[7]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=2			
	13:12	Pixel Hashing Table Entry y[2]x[6]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=2			
	11:10	Pixel Hashing Table Entry y[2]x[5]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=2			
	9:8	Pixel Hashing Table Entry y[2]x[4]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=2			
	7:6	Pixel Hashing Table Entry y[2]x[3]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=2			
	5:4	Pixel Hashing Table Entry y[2]x[2]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=2			
	3:2	Pixel Hashing Table Entry y[2]x[1]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=1 and y=2			
	1:0	Pixel Hashing Table Entry y[2]x[0]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=2			

PIXEL_HASH_TABLE_2BIT_128ENTRY

3	31:30	Pixel Hashing Table Entry y[3]x[15]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=15 and y=3	
		Pixel Hashing Table Entry y[3]x[14]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=14 and y=3	
		Pixel Hashing Table Entry y[3]x[13]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=13 and y=3	
		Pixel Hashing Table Entry y[3]x[12]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=12 and y=3	
		Pixel Hashing Table Entry y[3]x[11]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=11 and y=3	
		Pixel Hashing Table Entry y[3]x[10]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=10 and y=3	
		Pixel Hashing Table Entry y[3]x[9]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=9 and y=3	
		Pixel Hashing Table Entry y[3]x[8]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=8 and y=3	
		Pixel Hashing Table Entry y[3]x[7]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=3	
		Pixel Hashing Table Entry y[3]x[6]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=3	
		Pixel Hashing Table Entry y[3]x[5]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=3	
		Pixel Hashing Table Entry y[3]x[4]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=3	
		Pixel Hashing Table Entry y[3]x[3]	
		Format: U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=3	

PIXEL_HASH_TABLE_2BIT_128ENTRY

	5:4	Pixel Hashing Table Entry y[3]x[2]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=2 and y=3
	3:2	Pixel Hashing Table Entry y[3]x[1]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=3
	1:0	Pixel Hashing Table Entry y[3]x[0]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=0 and y=3
4	31:30	Pixel Hashing Table Entry y[4]x[15]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=15 and y=4
	29:28	Pixel Hashing Table Entry y[4]x[14]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=14 and y=4
	27:26	Pixel Hashing Table Entry y[4]x[13]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=13 and y=4
	25:24	Pixel Hashing Table Entry y[4]x[12]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=12 and y=4
	23:22	Pixel Hashing Table Entry y[4]x[11]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=11 and y=4
	21:20	Pixel Hashing Table Entry y[4]x[10]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=10 and y=4
	19:18	Pixel Hashing Table Entry y[4]x[9]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=9 and y=4
	17:16	Pixel Hashing Table Entry y[4]x[8]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=8 and y=4
	15:14	Pixel Hashing Table Entry y[4]x[7]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=7 and y=4
	13:12	Pixel Hashing Table Entry y[4]x[6]
		Format: U2
		Indicates the pixelhash_id for the pixel block that has x=6 and y=4

PIXEL_HASH_TABLE_2BIT_128ENTRY

	11:10	Pixel Hashing Table Entry y[4]x[5]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=5 and y=4
	9:8	Pixel Hashing Table Entry y[4]x[4]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=4 and y=4
	7:6	Pixel Hashing Table Entry y[4]x[3]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=3 and y=4
	5:4	Pixel Hashing Table Entry y[4]x[2]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=2 and y=4
	3:2	Pixel Hashing Table Entry y[4]x[1]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=4
	1:0	Pixel Hashing Table Entry y[4]x[0]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=0 and y=4
5	31:30	Pixel Hashing Table Entry y[5]x[15]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=15 and y=5
5	29:28	Pixel Hashing Table Entry y[5]x[14]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=14 and y=5
5	27:26	Pixel Hashing Table Entry y[5]x[13]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=13 and y=5
5	25:24	Pixel Hashing Table Entry y[5]x[12]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=12 and y=5
5	23:22	Pixel Hashing Table Entry y[5]x[11]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=11 and y=5
5	21:20	Pixel Hashing Table Entry y[5]x[10]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=10 and y=5
5	19:18	Pixel Hashing Table Entry y[5]x[9]
5		Format: <input type="text"/> U2
5		Indicates the pixelhash_id for the pixel block that has x=9 and y=5

PIXEL_HASH_TABLE_2BIT_128ENTRY

	17:16	Pixel Hashing Table Entry y[5]x[8]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=8 and y=5
	15:14	Pixel Hashing Table Entry y[5]x[7]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=7 and y=5
	13:12	Pixel Hashing Table Entry y[5]x[6]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=6 and y=5
	11:10	Pixel Hashing Table Entry y[5]x[5]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=5 and y=5
	9:8	Pixel Hashing Table Entry y[5]x[4]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=4 and y=5
	7:6	Pixel Hashing Table Entry y[5]x[3]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=3 and y=5
	5:4	Pixel Hashing Table Entry y[5]x[2]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=2 and y=5
	3:2	Pixel Hashing Table Entry y[5]x[1]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=1 and y=5
	1:0	Pixel Hashing Table Entry y[5]x[0]
		Format: <input type="text"/> U2
		Indicates the pixelhash_id for the pixel block that has x=0 and y=5
6	31:30	Pixel Hashing Table Entry y[6]x[15]
6		Format: <input type="text"/> U2
6		Indicates the pixelhash_id for the pixel block that has x=15 and y=6
6	29:28	Pixel Hashing Table Entry y[6]x[14]
6		Format: <input type="text"/> U2
6		Indicates the pixelhash_id for the pixel block that has x=14 and y=6
6	27:26	Pixel Hashing Table Entry y[6]x[13]
6		Format: <input type="text"/> U2
6		Indicates the pixelhash_id for the pixel block that has x=13 and y=6
6	25:24	Pixel Hashing Table Entry y[6]x[12]
6		Format: <input type="text"/> U2
6		Indicates the pixelhash_id for the pixel block that has x=12 and y=6

PIXEL_HASH_TABLE_2BIT_128ENTRY

	23:22	Pixel Hashing Table Entry y[6]x[11]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=11 and y=6			
	21:20	Pixel Hashing Table Entry y[6]x[10]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=10 and y=6			
	19:18	Pixel Hashing Table Entry y[6]x[9]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=9 and y=6			
	17:16	Pixel Hashing Table Entry y[6]x[8]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=8 and y=6			
	15:14	Pixel Hashing Table Entry y[6]x[7]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=6			
	13:12	Pixel Hashing Table Entry y[6]x[6]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=6			
	11:10	Pixel Hashing Table Entry y[6]x[5]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=6			
	9:8	Pixel Hashing Table Entry y[6]x[4]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=6			
	7:6	Pixel Hashing Table Entry y[6]x[3]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=6			
	5:4	Pixel Hashing Table Entry y[6]x[2]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=6			
	3:2	Pixel Hashing Table Entry y[6]x[1]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=1 and y=6			
	1:0	Pixel Hashing Table Entry y[6]x[0]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=0 and y=6			
7	31:30	Pixel Hashing Table Entry y[7]x[15]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=15 and y=7			

PIXEL_HASH_TABLE_2BIT_128ENTRY

	29:28	Pixel Hashing Table Entry y[7]x[14]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=14 and y=7			
	27:26	Pixel Hashing Table Entry y[7]x[13]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=13 and y=7			
	25:24	Pixel Hashing Table Entry y[7]x[12]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=12 and y=7			
	23:22	Pixel Hashing Table Entry y[7]x[11]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=11 and y=7			
	21:20	Pixel Hashing Table Entry y[7]x[10]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=10 and y=7			
	19:18	Pixel Hashing Table Entry y[7]x[9]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=9 and y=7			
	17:16	Pixel Hashing Table Entry y[7]x[8]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=8 and y=7			
	15:14	Pixel Hashing Table Entry y[7]x[7]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=7 and y=7			
	13:12	Pixel Hashing Table Entry y[7]x[6]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=6 and y=7			
	11:10	Pixel Hashing Table Entry y[7]x[5]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=5 and y=7			
	9:8	Pixel Hashing Table Entry y[7]x[4]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=4 and y=7			
	7:6	Pixel Hashing Table Entry y[7]x[3]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=3 and y=7			
	5:4	Pixel Hashing Table Entry y[7]x[2]	Format:	U2	
		Indicates the pixelhash_id for the pixel block that has x=2 and y=7			

PIXEL_HASH_TABLE_2BIT_128ENTRY

	3:2	Pixel Hashing Table Entry y[7]x[1]
		Format: U2 Indicates the pixelhash_id for the pixel block that has x=1 and y=7
	1:0	Pixel Hashing Table Entry y[7]x[0]
		Format: U2 Indicates the pixelhash_id for the pixel block that has x=0 and y=7

Pixel Sample Mask Render Target Message Header Control

MHC_RT_PSM - Pixel Sample Mask Render Target Message Header Control						
DWord	Bit	Description				
0	31:16	<p>Dispatched Pixel/Sample Enables</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">One bit per pixel (or sample within pixel) indicating which pixels/samples were originally enabled when the thread was dispatched. The Dispatched Pixel/Sample Enables must be unmodified from the ones sent when the pixel shader thread was initiated. If the Dispatched Pixel/Sample Enables are modified, behavior is undefined.</td></tr> </table> <p>Programming Notes</p> <p>When operating in PER_SAMPLE mode these bits correspond to samples, not pixels. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. Note that in NUMSAMPLES_1 mode, a pixel and sample are synonymous. When operating in PER_PIXEL mode, this field is ignored, and instead the SampleEnableMask (obtained via bypass) are used to clear the Depth Scoreboard.</p>	Format:	U16	One bit per pixel (or sample within pixel) indicating which pixels/samples were originally enabled when the thread was dispatched. The Dispatched Pixel/Sample Enables must be unmodified from the ones sent when the pixel shader thread was initiated. If the Dispatched Pixel/Sample Enables are modified, behavior is undefined.	
Format:	U16					
One bit per pixel (or sample within pixel) indicating which pixels/samples were originally enabled when the thread was dispatched. The Dispatched Pixel/Sample Enables must be unmodified from the ones sent when the pixel shader thread was initiated. If the Dispatched Pixel/Sample Enables are modified, behavior is undefined.						
15:0	<p>Pixel/Sample Enables</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> <tr> <td colspan="2">Specifies which pixels/samples are still lit based on kill instruction activity in the pixel shader. This mask is AND'd with the Dispatched Pixel/Sample Enables mask, and that is used to control actual accesses to the color buffer. Pixels/samples will be dropped on masked writes, and the GRF is not modified for masked reads.</td></tr> </table> <p>Programming Notes</p> <p>When operating in PER_SAMPLE mode these bits correspond to samples, not pixels, as the PS is run per-sample. Each subspan slot (4 bits) corresponds to a specific sample location for the subspan. When operating in PER_PIXEL mode, these bits still correspond to pixels, as the PS is run per-pixel. Each pixel's mask bit is replicated according to Number of Multisamples and combined with other masks to control writes to the multisample locations.</p>	Format:	U16	Specifies which pixels/samples are still lit based on kill instruction activity in the pixel shader. This mask is AND'd with the Dispatched Pixel/Sample Enables mask, and that is used to control actual accesses to the color buffer. Pixels/samples will be dropped on masked writes, and the GRF is not modified for masked reads.		
Format:	U16					
Specifies which pixels/samples are still lit based on kill instruction activity in the pixel shader. This mask is AND'd with the Dispatched Pixel/Sample Enables mask, and that is used to control actual accesses to the color buffer. Pixels/samples will be dropped on masked writes, and the GRF is not modified for masked reads.						

POSTSYNC_DATA

POSTSYNC_DATA - POSTSYNC_DATA									
DWord	Bit	Description							
0	31:13	Reserved							
		Access:	RO						
	12	Dataport Subslice Cache Flush Controls the flushing of the subslice read/write data cache. If set, all the dirty lines in all the subslicedata caches used by this COMPUTE_WALKER are flushed to memory and are coherent in L3 cache as part of the flush operation.							
		Programming Notes							
	11	Dataport Pipeline Flush (DW0[2]) must also be set when setting this control bit.							
		Reserved							
	10:4	MOCS							
		Format:	MEMORY_OBJECT_CONTROL_STATE						
	3	MOCS field used with the Post Sync write operations. Typical choices are L3 cached and L3 uncached.							
		Reserved							
	2	Dataport Pipeline Flush							
		Format:	Enable						
		Before completing the PostSync operation, flush the dataport pipeline. Ignored if PostSync Operation is No Write.							
		Programming Notes							
	1:0	Equivalent to PIPE_CONTROL Flush HDC Pipeline control in this context, but synchronized with the walker completion.							
		Operation							
		Format:	U2						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Programming Notes</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No Write [Default]</td> <td>The Destination Address and Immediate Data fields are ignored.</td> <td></td> </tr> </tbody> </table>		Value	Name	Description	Programming Notes	0	No Write [Default]
Value	Name	Description	Programming Notes						
0	No Write [Default]	The Destination Address and Immediate Data fields are ignored.							

POSTSYNC_DATA - POSTSYNC_DATA

		1	Write Immediate Data	Writes 8 bytes (64 bits) of Immediate Data to the Destination Address.	The Destination Address must be aligned (A[2:0]=0).		
		3	Write Timestamp	<p>Writes 16 bytes (128 bits) of Timestamp Data to the Destination Address. The Immediate Data field is ignored.</p> <p>The timestamp layout :</p> <ul style="list-style-type: none"> [0] = 32b Context Timestamp Start [1] = 32b Global Timestamp Start [2] = 32b Context Timestamp End [3] = 32b Global Timestamp End 	<p>The Destination Address must be aligned (A[3:0]=0).</p> <p>Timestamps are written with the least-significant bit as zero. Software can initialize the timestamp value with the least-significant bit set to one, and detect when hardware written the location because that bit has been cleared.</p>		
1..2	63:0	Destination Address			<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">GraphicsAddress[63:0]</td> </tr> </table> <p>The address is always a PPGTT address. GTT address is not supported.</p>	Format:	GraphicsAddress[63:0]
Format:	GraphicsAddress[63:0]						
3..4	63:0	Immediate Data			<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U64</td> </tr> </table>	Format:	U64
Format:	U64						

PPHWSP_LAYOUT

PPHWSP_LAYOUT - PPHWSP_LAYOUT

PPHWSP_LAYOUT - PPHWSP_LAYOUT

PPHWSP LAYOUT - PPHWSP LAYOUT

DWord	Bit	Description				
0..3	127:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

PPHWSP_LAYOUT - PPHWSP_LAYOUT

4	31:0	<p>Ring Head Pointer Storage</p> <table border="1"> <thead> <tr> <th colspan="2">Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction.</td> </tr> <tr> <td colspan="2">The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an automatic report (see RINGBUF registers).</td> </tr> </tbody> </table>	Description		The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction.		The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an automatic report (see RINGBUF registers).				
Description											
The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction.											
The contents of the Ring Buffer Head Pointer register (register DWord 1) are written to this location either as result of an MI_REPORT_HEAD instruction or as the result of an automatic report (see RINGBUF registers).											
5..15	351:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
16	0	<p>Cumulative Context Run Time</p> <p>This has the cumulative run time of the context on HW. HW reports CTX_TIMESTAMP to this location on a context switch.</p> <p>This value is written after the context save is complete. The value that is saved in the context image does not include the time between the saving of the cumulative value to context to the time we complete the save. If required for the value to always increment and not take the context save into consideration, driver must look at the value in the context image.</p>									
17	31:1	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
	0	<p>Element Switch</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>Indicates the context is not submitted as the first element in the exelist.</td></tr> <tr> <td>1</td><td></td><td>Indicates the corresponding context has been submitted as first element of the exelist. Preempt Request Received Timestamp is the time when the pending exelist has been submitted to HW. Note that across multiple submissions a given context could be first or second element of an exelist. This bit will get set if the context has been submitted as the first element in the exelist.</td></tr> </tbody> </table>	Value	Name	Description	0		Indicates the context is not submitted as the first element in the exelist.	1		Indicates the corresponding context has been submitted as first element of the exelist. Preempt Request Received Timestamp is the time when the pending exelist has been submitted to HW. Note that across multiple submissions a given context could be first or second element of an exelist. This bit will get set if the context has been submitted as the first element in the exelist.
Value	Name	Description									
0		Indicates the context is not submitted as the first element in the exelist.									
1		Indicates the corresponding context has been submitted as first element of the exelist. Preempt Request Received Timestamp is the time when the pending exelist has been submitted to HW. Note that across multiple submissions a given context could be first or second element of an exelist. This bit will get set if the context has been submitted as the first element in the exelist.									
18..19	63:0	<p>Preempt Request Received Timestamp</p> <p>TIMESTAMP register sampled on preemption request is reported.</p>									
20..21	63:0	<p>Context Restore Complete Timestamp</p> <p>TIMESTAMP register sampled on context restore complete is reported.</p>									
22..23	63:0	<p>Context Save Finished Timestamp</p> <p>TIMESTAMP register sampled on context save completion is reported.</p>									

PPHWSP_LAYOUT - PPHWSP_LAYOUT							
24..27	127:0	MI_SEMAPHORE_WAIT	MI_SEMAPHORE_WAIT command on which the context got switched out due to semaphore wait. This field is only valid and must be looked at when the context switch reason in context status buffer is stated as Wait on Semaphore.				
28..31	127:0	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
32..33 This field describes the most recent context switch status of the corresponding context.	63:0	Context Switch Status Qword					
34..1020	31583:0	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						

Predicate Barrier Message Data Payload

MDP_PREDICATE_BARRIER - Predicate Barrier Message Data Payload						
Source: EuSubFunctionGateway Size (in bits): 256 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000						
DWord	Bit	Description				
0	31:16	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	Predicated Barrier Mask Sum <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>This field is a sum of the predicate mask bits sent by each thread. This field (and the DW containing it) is not written if the barrier is not marked as a predicated barrier. The kernel should compare this field to 0 for the predicated OR function and compare it to the workgroup size for the predicated AND function.</p>	Format:	U16		
Format:	U16					
1..7	223:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

PT Entry

PT_ENTRY - PT Entry											
Size (in bits):	64										
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000										
This is a structure for Page TableEntry.											
DWord	Bit	Description									
PTE Entry 4K (4KB Leaf)	0	Reserved									
	63	Reserved									
	62	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
61:46	Reserved										
45:12	4K Page Base Address										
	11	Device Memory Indicates whether the translated physical address points to system memory or device memory. <table border="1"> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0b</td><td></td><td>Translated address is a system physical address.</td></tr> <tr> <td>1b</td><td></td><td>Translated address is a device physical address. It may reference either local memory or peer memory.</td></tr> </table>	Value	Name	Description	0b		Translated address is a system physical address.	1b		Translated address is a device physical address. It may reference either local memory or peer memory.
Value	Name	Description									
0b		Translated address is a system physical address.									
1b		Translated address is a device physical address. It may reference either local memory or peer memory.									
10	Reserved										
9	Null For Tile-Resources, private PPGTT tables enables for driver to merge Null Page information to primary (1 st Level) translation tables. If Null=1, the hardware will avoid the memory access and return all zeros for the read access with a null completion, write accesses are dropped. <table border="1"> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0b</td><td></td><td></td></tr> <tr> <td>1b</td><td></td><td>Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.</td></tr> </table>	Value	Name	Description	0b			1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.	
Value	Name	Description									
0b											
1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.									
8	Page Size 64 PS64 bit in 4K PTE serves as a TLB coalescing hint. It is used for 4K PTE only. <table border="1"> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0b</td><td></td><td>TLB caches the translation as 4K page.</td></tr> <tr> <td>1b</td><td></td><td>TLB may cache the translation as 64K page.</td></tr> </table>	Value	Name	Description	0b		TLB caches the translation as 4K page.	1b		TLB may cache the translation as 64K page.	
Value	Name	Description									
0b		TLB caches the translation as 4K page.									
1b		TLB may cache the translation as 64K page.									
7	Page Attribute Table - PAT Index 2 PAT_Index[2]. Previously, this bit was used as <i>Page Attribute Table</i> (PAT) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory--										

PT_ENTRY - PT Entry				
		pointer table referenced by this entry..		
	6:5	Reserved		
	4	Page Level Cache Disable - PAT Index 1 PAT_Index[1] Previously, this bit was used as <i>Page Level Cache Disable</i> (PCD) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory-- pointer table referenced by this entry.		
		Value	Name	
		0b		
		1b		
	3	Page Write Through - PAT Index 0 PAT_Index[0] Previously, this bit was used as <i>Page Write Through</i> (PWT) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory-- pointer table referenced by this entry.		
		Value	Name	
		0b		
		1b		
	2	Reserved		
	1	Read/Write Read and write permissions		
		Value	Name	Description
		0b		Memory range defined by this entry only has read permissions and cannot be written into.
		1b		Memory range defined by this entry has both read and write permissions.
	0	Present Entry is present and valid.		
		Value	Name	Description
		0b		Most fields in the entry are valid except the Force Fault (FF) field.
		1b		
0 Exists if: ([PD Entry][Page Size]==0b) AND ([PD Entry][Page Table Size]==1b) PTE Entry 64K (64KB Leaf)	63	Reserved		
	62	Reserved		
		Access:		RO
		Format:		MBZ
	61:46	Reserved		
	45:16	64K Page Base Address		

PT_ENTRY - PT Entry

	15:12	Reserved									
	11	<p>Device Memory Indicates whether the translated physical address points to system memory or device memory.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> <td>Translated address is a system physical address.</td> </tr> <tr> <td>1b</td> <td></td> <td>Translated address is a device physical address. It may reference either local memory or peer memory.</td> </tr> </tbody> </table>	Value	Name	Description	0b		Translated address is a system physical address.	1b		Translated address is a device physical address. It may reference either local memory or peer memory.
Value	Name	Description									
0b		Translated address is a system physical address.									
1b		Translated address is a device physical address. It may reference either local memory or peer memory.									
	10	Reserved									
	9	<p>Null For Tile-Resources, private PPGTT tables enables for driver to merge Null Page information to primary (1stLevel) translation tables. If Null=1, the hardware will avoid the memory access and return all zeros for the read access with a null completion, write accesses are dropped.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> <td></td> </tr> <tr> <td>1b</td> <td></td> <td>Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.</td> </tr> </tbody> </table>	Value	Name	Description	0b			1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.
Value	Name	Description									
0b											
1b		Hardware avoids memory access and returns all zeros for read access with a null completion. Write accesses are dropped.									
	8	Reserved									
	7	<p>Page Attribute Table - PAT Index 2 PAT_Index[2].</p> <p>Previously, this bit was used as <i>Page Attribute Table</i>(PAT) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory--pointer table referenced by this entry..</p>									
	6:5	Reserved									
	4	<p>Page Level Cache Disable - PAT Index 1 PAT_Index[1]</p> <p>Previously, this bit wa sused as <i>Page Level Cache Disable</i>(PCD) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory--pointer table referenced by this entry.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td></td> </tr> <tr> <td>1b</td> <td></td> </tr> </tbody> </table>	Value	Name	0b		1b				
Value	Name										
0b											
1b											
	3	<p>Page Write Through - PAT Index 0 PAT_Index[0]</p> <p>Previously, this bit was used as <i>Page Write Through</i>(PWT) by IA32/64 page tables. For devices operating in the processor coherency domain, this field indirectly determined the memory type used to access the page directory--pointer table referenced by this entry.</p>									

PT_ENTRY - PT Entry			
		Value	Name
		0b	
		1b	
2	Reserved		
1	Read/Write Read and write permissions		
	Value	Name	Description
	0b		Memory range defined by this entry only has read permissions and cannot be written into.
	1b		Memory range defined by this entry has both read and write permissions.
0	Present Entry is present and valid.		
	Value	Name	Description
	0b		Most fields in the entry are valid except the Force Fault (FF) field.
	1b		

Qword Data Payload Register

MDCR_QW - Qword Data Payload Register						
DWord	Bit	Description				
0.0-0.1	63:0	Qword0 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the slot 0 data in this payload register</td></tr> </table>	Format:	U64	Specifies the slot 0 data in this payload register	
Format:	U64					
Specifies the slot 0 data in this payload register						
0.2-0.3	63:0	Qword1 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the slot 1 data in this payload register</td></tr> </table>	Format:	U64	Specifies the slot 1 data in this payload register	
Format:	U64					
Specifies the slot 1 data in this payload register						
0.4-0.5	63:0	Qword2 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the slot 2 data in this payload register</td></tr> </table>	Format:	U64	Specifies the slot 2 data in this payload register	
Format:	U64					
Specifies the slot 2 data in this payload register						
0.6-0.7	63:0	Qword3 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the slot 3 data in this payload register</td></tr> </table>	Format:	U64	Specifies the slot 3 data in this payload register	
Format:	U64					
Specifies the slot 3 data in this payload register						

Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload

MDP_AOP8_QW2 - Qword SIMD8 Atomic Operation CMPWR8B Message Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Slot[7:0] Src0[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the lower 32-bits of Slot [7:0] Source 0 data</td></tr> </table>	Format:	MDCR_DW	Specifies the lower 32-bits of Slot [7:0] Source 0 data	
Format:	MDCR_DW					
Specifies the lower 32-bits of Slot [7:0] Source 0 data						
1.0-1.7	255:0	Slot[7:0] Src0[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the upper 32-bits of Slot [7:0] Source 0 data</td></tr> </table>	Format:	MDCR_DW	Specifies the upper 32-bits of Slot [7:0] Source 0 data	
Format:	MDCR_DW					
Specifies the upper 32-bits of Slot [7:0] Source 0 data						
2.0-2.7	255:0	Slot[7:0] Src1[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the lower 32-bits of Slot [7:0] Source 1 data</td></tr> </table>	Format:	MDCR_DW	Specifies the lower 32-bits of Slot [7:0] Source 1 data	
Format:	MDCR_DW					
Specifies the lower 32-bits of Slot [7:0] Source 1 data						
3.0-3.7	255:0	Slot[7:0] Src1[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the upper 32-bits of Slot [7:0] Source 1 data</td></tr> </table>	Format:	MDCR_DW	Specifies the upper 32-bits of Slot [7:0] Source 1 data	
Format:	MDCR_DW					
Specifies the upper 32-bits of Slot [7:0] Source 1 data						



Qword SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_A64_AOP8_QW2 - Qword SIMD8 Atomic Operation CMPWR Message Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Slot[3:0] Src0 Format: MDCR_QW Specifies the Slot [3:0] Source 0 data
1.0-1.7	255:0	Slot[7:4] Src0 Format: MDCR_QW Specifies the Slot [7:4] Source 0 data
2.0-2.7	255:0	Slot[3:0] Src1 Format: MDCR_QW Specifies the Slot [3:0] Source 1 data
3.0-3.7	255:0	Slot[7:4] Src1 Format: MDCR_QW Specifies the Slot [7:4] Source 1 data

Qword SIMD8 Atomic Operation Return Data Message Data Payload

MDP_AOP8_QW1 - Qword SIMD8 Atomic Operation Return Data Message Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Slot[7:0] Qword[31:0]</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the lower 32-bits of Slot [7:0] Return data</p>	Format:	MDCR_DW
Format:	MDCR_DW			
1.0-1.7	255:0	<p>Slot[7:0] Qword[63:32]</p> <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> <p>Specifies the upper 32-bits of Slot [7:0] Return data</p>	Format:	MDCR_DW
Format:	MDCR_DW			



Qword SIMD8 Data Payload

MDP_QW SIMD8 - Qword SIMD8 Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Data[3:0] Format: MDCR_QW Specifies the Slot [3:0] data
1.0-1.7	255:0	Data[7:4] Format: MDCR_QW Specifies the Slot [7:4] data

Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload

MDP_AOP16_QW2 - Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	Slot[7:0] Src0[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the lower 32-bits of Source 0 data for Slot [7:0]	Format:	MDCR_DW
Format:	MDCR_DW			
1.0-1.7	255:0	Slot[15:8] Src0[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the lower 32-bits Source 0 data for Slot [15:8]	Format:	MDCR_DW
Format:	MDCR_DW			
2.0-2.7	255:0	Slot[7:0] Src0[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the upper 32-bits of Source 0 data for Slot [7:0]	Format:	MDCR_DW
Format:	MDCR_DW			
3.0-3.7	255:0	Slot[15:8] Src0[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the upper 32-bits Source 0 data for Slot [15:8]	Format:	MDCR_DW
Format:	MDCR_DW			
4.0-4.7	255:0	Slot[7:0] Src1[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the lower 32-bits of Source 1 data for Slot [7:0]	Format:	MDCR_DW
Format:	MDCR_DW			
5.0-5.7	255:0	Slot[15:8] Src1[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the lower 32-bits Source 1 data for Slot [15:8]	Format:	MDCR_DW
Format:	MDCR_DW			
6.0-6.7	255:0	Slot[7:0] Src1[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> </table> Specifies the upper 32-bits of Source 1 data for Slot [7:0]	Format:	MDCR_DW
Format:	MDCR_DW			

MDP_AOP16_QW2 - Qword SIMD16 Atomic Operation CMPWR8B Message Data Payload

7.0-7.7	255:0	Slot[15:8] Src1[63:32]				
		<table border="1"><tr><td>Format:</td><td>MDCR_DW</td></tr><tr><td colspan="2">Specifies the upper 32-bits Source 1 data for Slot [15:8]</td></tr></table>	Format:	MDCR_DW	Specifies the upper 32-bits Source 1 data for Slot [15:8]	
Format:	MDCR_DW					
Specifies the upper 32-bits Source 1 data for Slot [15:8]						

Qword SIMD16 Atomic Operation Return Data Message Data Payload

MDP_AOP16_QW1 - Qword SIMD16 Atomic Operation Return Data Message Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Slot[7:0] Qword[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the lower 32-bits of Return data for Slot [7:0]</td></tr> </table>	Format:	MDCR_DW	Specifies the lower 32-bits of Return data for Slot [7:0]	
Format:	MDCR_DW					
Specifies the lower 32-bits of Return data for Slot [7:0]						
1.0-1.7	255:0	Slot[15:8] Qword[31:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the lower 32-bits of Return data for Slot [15:8]</td></tr> </table>	Format:	MDCR_DW	Specifies the lower 32-bits of Return data for Slot [15:8]	
Format:	MDCR_DW					
Specifies the lower 32-bits of Return data for Slot [15:8]						
2.0-2.7	255:0	Slot[7:0] Qword[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the upper 32-bits of Return data for Slot [7:0]</td></tr> </table>	Format:	MDCR_DW	Specifies the upper 32-bits of Return data for Slot [7:0]	
Format:	MDCR_DW					
Specifies the upper 32-bits of Return data for Slot [7:0]						
3.0-3.7	255:0	Slot[15:8] Qword[63:32] <table border="1"> <tr> <td>Format:</td> <td>MDCR_DW</td> </tr> <tr> <td colspan="2">Specifies the upper 32-bits of Return data for Slot [15:8]</td></tr> </table>	Format:	MDCR_DW	Specifies the upper 32-bits of Return data for Slot [15:8]	
Format:	MDCR_DW					
Specifies the upper 32-bits of Return data for Slot [15:8]						

Qword SIMD16 Data Payload

MDP_QW SIMD16 - Qword SIMD16 Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	Data[3:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_QW</td> </tr> </table> <p>Specifies the Slot [3:0] data</p>	Format:	MDCR_QW
Format:	MDCR_QW			
1.0-1.7	255:0	Data[7:4] <table border="1"> <tr> <td>Format:</td> <td>MDCR_QW</td> </tr> </table> <p>Specifies the Slot [7:4] data</p>	Format:	MDCR_QW
Format:	MDCR_QW			
2.0-2.7	255:0	qw11_qw8 <table border="1"> <tr> <td>Format:</td> <td>MDCR_QW</td> </tr> </table> <p>Specifies the Slot [11:8] data</p>	Format:	MDCR_QW
Format:	MDCR_QW			
3.0-3.7	255:0	qw15_qw12 <table border="1"> <tr> <td>Format:</td> <td>MDCR_QW</td> </tr> </table> <p>Specifies the Slot [15:12] data</p>	Format:	MDCR_QW
Format:	MDCR_QW			

Read-Only Data Port Message Types

MT_DP_RO - Read-Only Data Port Message Types

Source: EuSubFunctionReadOnlyDataPort

Size (in bits): 5

Default Value: 0x00000000

Description

Lists all the Message Types in a Read-Only Data Port Message Descriptor [18:14]. Read operations from the Constant Cache and Sampler Cache are encoded in the Read-Only Data Port. Many of the operations are also implemented in Data Port 0, and those operations use the same Message Header.

Lists all the Message Types in a Read-Only Data Port Message Descriptor [18:14]. Read operations from the Constant Cache are encoded in the Read-Only Data Port. Many of the operations are also implemented in Data Port 0, and those operations use the same Message Header.

DWord	Bit	Description		
0	4:0	Message Type Specifies type of message		
		Value	Name	Description
		06h	MT_RSI	Read Surface Info message
		09h	MT_US_UCW	Untyped Surface Uncompressed Write Message
		0ch	MT_TS_CCS_OP	Typed Surface Compression Control Surface (CCS) Operation
		0dh	MT_TS_UCW	Typed Surface Uncompressed Write Message
		17h	MT_A64_CCS_PG_OP	A64 Untyped Surface Compression Control Surface (CCS) Operation on 64KB page
		01Fh	MT_BTD_SPAWN	BTD Spawn Message
		Others	Reserved	Ignored



Read Surface Info 32-Bit Address Payload

MAP32B_RSI - Read Surface Info 32-Bit Address Payload			
DWord	Bit	Description	
0.0	31:0	U Format:	U32 Specifies the U channel address offset.
0.1	31:0	V Format:	U32 Specifies the V channel address offset.
0.2	31:0	R Format:	U32 Specifies the R channel address offset.
0.3	31:0	LOD Format:	MACD_LOD Specifies the LOD.
0.4-0.7	127:0	Reserved Access:	RO Format: MBZ

Read Surface Info Address Payload

DP_ASTATE_INFO_PAYLOAD - Read Surface Info Address Payload				
DWord	Bit	Description		
0.0	31:0	U <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the U channel address offset.</p>	Format:	U32
Format:	U32			
0.1	31:0	V <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the V channel address offset.</p>	Format:	U32
Format:	U32			
0.2	31:0	R <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the R channel address offset.</p>	Format:	U32
Format:	U32			
0.3	31:0	LOD <table border="1"> <tr> <td>Format:</td> <td>MACD_LOD</td> </tr> </table> <p>Specifies the LOD.</p>	Format:	MACD_LOD
Format:	MACD_LOD			

Read Surface Info Data Payload

MDP_RSI - Read Surface Info Data Payload						
DWord	Bit	Description				
0.0-0.5	191:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0.6-0.7	63:0	<p>Instruction Base Address</p> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[63:0]</td></tr> </table> <p>Instruction Base Address from STATE_BASE_ADDRESS, extended to 64-bit format.</p> <p>Programming Notes</p> <p>The 48-bit address is returned in a 64-bit address in canonical form.</p> <p>Restriction</p> <p>The Instruction Base Address returned is incorrect if the thread is from CCS queue.</p>	Format:	GraphicsAddress[63:0]		
Format:	GraphicsAddress[63:0]					
1.0	31:0	<p>Width</p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>Surface Width generally computed from RENDER_SURFACE_STATE Width (stored as width minus 1). The value is 0 for NULL surface, and in all other cases (Width+1) » LOD. Surface Width from RENDER_SURFACE_STATE (U14), zero extended to 32 bits.</p>	Format:	U32		
Format:	U32					
1.1	31:0	<p>Height</p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>Surface Height, generally computed from RENDER_SURFACE_STATE Height (stored as height minus 1). The value for a 1D array is RENDER_SURFACE_STATE's (Depth + 1). The value for 1D non-array, BUFFER, and NULL surface is 0. In all other case, the value is (Height + 1) » LOD.</p>	Format:	U32		
Format:	U32					
1.2	31:0	<p>Depth</p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>Surface Depth, generally computed from RENDER_SURFACE_STATE Depth (which is stored depth minus 1). If 2D Array or Cube Array surface, value is the (Depth+1). If 3D surface, value is (Depth+1) » LOD. In all other case, the value is 0.</p>	Format:	U32		
Format:	U32					
1.3	31:0	<p>MIP Count</p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>MIP Count from RENDER_SURFACE_STATE, range [0, 14], zero extended to 32 bits.</p>	Format:	U32		
Format:	U32					

MDP_RSI - Read Surface Info Data Payload

1.4	31:0	Surface Type		
		Format: U32		
		Surface Type from RENDER_SURFACE_STATE, zero extended to 32 bits		
		Value	Name	Description
		0h	SURFTYPE_1D	1-dimensional map or array of maps
		1h	SURFTYPE_2D	2-dimensional map or array of maps
		2h	SURFTYPE_3D	3-dimensional map (volumetric) of maps
		3h	SURFTYPE_CUBE	Cube map or array of cube maps
1.5	31:0	Surface Format		
		Format: U32		
1.6-1.7	63:0	Surface Format from RENDER_SURFACE_STATE (U9), zero extended to 32 bits.		
		Reserved		
		Access: RO		
		Format: MBZ		

RENDER_SURFACE_STATE

RENDER_SURFACE_STATE																										
DWord	Bit	Description																								
0	31:29	<p>Surface Type This field defines the type of the surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>SURFTYPE_1D</td> <td>Defines a 1-dimensional map or array of maps</td> </tr> <tr> <td>1h</td> <td>SURFTYPE_2D</td> <td>Defines a 2-dimensional map or array of maps</td> </tr> <tr> <td>2h</td> <td>SURFTYPE_3D</td> <td>Defines a 3-dimensional (volumetric) map</td> </tr> <tr> <td>3h</td> <td>SURFTYPE_CUBE</td> <td>Defines a cube map or array of cube maps</td> </tr> <tr> <td>4h</td> <td>SURFTYPE_BUFFER</td> <td>Defines an element in a buffer</td> </tr> <tr> <td>6h</td> <td>SURFTYPE_SCRATC H</td> <td>Defines a structured buffer surface that is indexed by physical thread.</td> </tr> <tr> <td>7h</td> <td>SURFTYPE_NULL</td> <td>Defines a null surface</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>A null surface is used in instances where an actual surface is not bound. When a write message is generated to a null surface, no actual surface is written to. When a read message (including any sampling engine message) is generated to a null surface, the result is all zeros. Note that a null surface type is allowed to be used with all messages, even if it is not specifically indicated as supported. All of the remaining fields in surface state are ignored for null surfaces, with the following exceptions:</p> <p>Width, Height, Depth, LOD, Render Target View Extent, Minimum Array element fields must match for all surfaces that compose the current render target.</p> <p>All sampling engine and data port messages support null surfaces with the above behavior, even if not mentioned as specifically supported, except for the following:</p> <p>The Surface Type of a surface used as a render target (accessed via the Data Port's Render Target Write message) must be the same as the Surface Type of all other render targets and of the depth / stencil buffer (defined in 3DSTATE_DEPTH_BUFFER, 3DSTATE_STENCIL_BUFFER), unless either the stencil buffer, depth buffer or render targets are SURFTYPE_NULL.</p>	Value	Name	Description	0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps	1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps	2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map	3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps	4h	SURFTYPE_BUFFER	Defines an element in a buffer	6h	SURFTYPE_SCRATC H	Defines a structured buffer surface that is indexed by physical thread.	7h	SURFTYPE_NULL	Defines a null surface
Value	Name	Description																								
0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps																								
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps																								
2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map																								
3h	SURFTYPE_CUBE	Defines a cube map or array of cube maps																								
4h	SURFTYPE_BUFFER	Defines an element in a buffer																								
6h	SURFTYPE_SCRATC H	Defines a structured buffer surface that is indexed by physical thread.																								
7h	SURFTYPE_NULL	Defines a null surface																								
	28	<p>Surface Array</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field, if enabled, indicates that the surface is an array.</p>	Format:	Enable																						
Format:	Enable																									

RENDER_SURFACE_STATE

		Programming Notes	
		<p>If this field is <i>enabled</i>, the Surface Type must be SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE.</p> <p>If this field is <i>disabled</i> and Surface Type is SURFTYPE_1D, SURFTYPE_2D, or SURFTYPE_CUBE, the Depth field must be set to zero.</p>	
		<p>Array bit must be set if the Minimum Array element is not zero</p> <p>To avoid performance issues with the sampler texture cache this bit should not be set unless the depth of the arrayed surface is greater than 1 (Depth field >1).</p> <p>This with the exception of cases when min array element is not 0, in this case the array should be set to 1.</p>	
27	Reserved	Access:	RO
		Format:	MBZ
26:18	Surface Format	Format:	SURFACE FORMAT
		<p>This field specifies the format of the surface or element within this surface. This field is ignored for all data port messages other than the render target message and streamed vertex buffer write message. Some forms of the media block messages use the surface format.</p>	
		Programming Notes	
		<p>Errata for R10G10B10_SNORM_A2_UNORM. Sampler will give an incorrect result for the A channel.</p>	
		<p>Errata for R10G10B10A2_UNORM and B10G10R10A2_UNORM. Sampler will give an incorrect result for the A channel when off the map and using clamp border or clamp half border.</p>	
		<p>YUV (YCRCB) surfaces used as render targets can only be rendered to using 3DPRIM_RECTLIST with even X coordinates on all of its vertices, and the pixel shader cannot kill pixels.</p>	
		<p>If Number of Multisamples is set to a value other than MULTISAMPLECOUNT_1, this field cannot be set to the following formats:</p> <ul style="list-style-type: none"> Any compressed texture format (BC*, DXT*, FXT*, ETC*, EAC*) Any YCRCB* format 	
		<p>This field cannot be a YUV (YCRCB*) or compressed (BC*, DXT*, FXT*, ETC*, EAC*) format if the Surface Type is SURFTYPE_BUFFER.</p>	
		<p>This field cannot be a compressed (BC*, DXT*, FXT*, ETC*, EAC*) format if the Surface Type is SURFTYPE_1D.</p>	
		<p>This field cannot be YUV format (YCRCB*), nor a compressed format (e.g. BC*) if the Surface Type is SURFTYPE_SCRATCH.</p>	
17:16	Surface Vertical Alignment	Description	

RENDER_SURFACE_STATE

For Sampling Engine and Render Target Surfaces: This field specifies the vertical alignment requirement in elements for the surface. Refer to the "Memory Data Formats" chapter for details on how this field changes the layout of the surface in memory. An *element* is defined as a pixel in uncompressed surface formats, and as a compression block in compressed surface formats. For MSFMT_DEPTH_STENCIL type multisampled surfaces, an element is a sample.

This field is used for 2D, CUBE, and 3D surface alignment when Tiled Mode is not Tile64. If is ignored for Tile64 surfaces. It is also ignored for 1D surfaces.

See the appropriate Alignment table in the "Surface Layout and Tiling" section under Common Surface Formats for the table of alignment values for Tile64.

The vertical alignment field (VALIGN) is also used to determine the start of the surface in memory. All surface are vertically aligned to VALIGN rows or VALIGN rows times the block height for block-compressed surface formats.

For other surfaces: This field is ignored.

Value	Name	Description
0h	Reserved	Reserved
1h	VALIGN_4 [Default]	Vertical alignment factor j = 4
2h	VALIGN_8	Vertical alignment factor j = 8
3h	VALIGN_16	Vertical alignment factor j = 16

Programming Notes

This field is intended to be set to VALIGN_4 if the surface was rendered as a depth buffer, for a multisampled (4x) render target, or for a multisampled (8x) render target, since these surfaces support only alignment of 4. Use of VALIGN_4 for other surfaces is supported, but increases memory usage.

This field is intended to be set to VALIGN_8 only if the surface was rendered as a stencil buffer, since stencil buffer surfaces support only alignment of 8. If set to VALIGN_8, Surface Format must be R8_UINT.

This field should also be set to VALIGN_8 if the surface was rendered as a D16_UNORM depth buffer, for render target of 1X/4X/16X.

For uncompressed surfaces, the units of "j" are rows of pixels on the physical surface. For compressed texture formats, the units of "j" are in compression blocks, thus each increment in "j" is equal to h pixels, where h is the height of the compression block in pixels.

See [Surface Layout and Tiling](#) for a full description of how i and j parameters are used to determine horizontal and vertical offset to the start of a MIP.

15:14 **Surface Horizontal Alignment**

RENDER_SURFACE_STATE

This field specifies the horizontal alignment of MIPs within the surface in bytes for all surface formats except 24, 48 and 96bpt (e.g. R8G8B8_UNORM). In the case of 24, 48 and 96bpt surfaces, this field specifies the horizontal alignment of MIPs within the surface in *texels*. Specifically, the left-edge of LOD2 through LOD14 will be horizontally aligned within the surface by the value in this field.

This field is ignored for Tile64surface formats because horizontal alignment is always to the start of the next tile in that case.

For block-compressed surfaces the Surface Horizontal Alignment field is multiplied by the block width (p).

The value of **i** is calculated by the HALIGN value programmed here divided by the Bpe (Bits per element) of the surface format.

For example, an HALIGN_64 on a 32Bpe surface would imply a Horizontal Alignment Factor $i=64/(Bpe/8) = 64/4=16$

For 8-bit Packed YUV formats (e.g. YCRCB_NORMAL, YCRCB_SWAPUV, etc.), the texel size is considered to be 32bpe and for 16-bit Packed YUV formats (e.g. PAKCED_422_16) the bpe is assumed to be 64. So an HALIGN of 64 would mean 64 Bytes, which corresponds to two texels for 8-bit packed YUV.

See [Surface Layout and Tiling](#) for a full description of how i and p parameters are used to determine horizontal and vertical offset to the start of a MIP.

Horizontal alignment is also used to define the start of a surface in memory. For all surfaces except block-compressed the horizontal start of a surface in memory must be aligned to HALIGN bytes.

For block-compressed formats the horizontal alignment, in bytes, is equal to HALIGN multiplied by the block-width in texels.

For example, for a BC1 surface and an HALIGN of 128Bytes, the surface would be horizontally aligned to $128*4 = 512$ Bytes.

Value	Name	Description
0h	HALIGN_16 [Default]	Horizontal alignment is 16bytes (16 texels for 24, 48 and 96 bpt surface formats). The Horizontal Alignment Factor i is dependent on the Bpp (bits per pixel) of the surface format.
1h	HALIGN_32	Horizontal Alignment is 32bytes The Horizontal Alignment Factor i is dependent on the Bpp (bits per pixel) of the surface format.
2h	HALIGN_64	Horizontal Alignment is 64bytes. The Horizontal Alignment Factor i is dependent on the Bpp (bits per pixel) of the surface format.
3h	HALIGN_128	Horizontal Alignment is 128bytes. The Horizontal Alignment Factor i is dependent on the Bpp (bits per pixel) of the surface format.

RENDER_SURFACE_STATE

		Programming Notes <p>This field is ignored when Tile Mode is programmed to Tile64. See "Surface Layout and Tiling" section under Common Surface Formats for the table of alignment values for Tile64.</p> <p>When Auxiliary Surface Mode is set to AUX_MCS_LCE or AUX_CCS_E, HALIGN_128 must be used.</p> <p>HALIGN=16Bytes(8 texels) is allowed only for 16b Depth, Stencil Surfaces (8b) and Tiled 24bpp, 48bpp and 96bpp surfaces</p> <p>There are restrictions on what horizontal alignments are allowed for some surface types. 16b Depth Surfaces Must Be HALIGN=16Bytes (8texels) 32b Depth Surfaces Must Be HALIGN=32Bytes (8texels) 64bpe and 128bpe Surfaces Must Be HALIGN=64Bytes or 128Bytes (4, 8 texels or 16 texels) Stencil Surfaces (8b) Must be HALIGN=16Bytes (16texels) Losslessly Compressed Surfaces Must be HALIGN=128 for all supported Bpp Linear Surfaces surfaces must use HALIGN=128, including 1D which is always Linear. For 24,48 and 96bpp this means 128texels. Tiled 24bpp, 48bpp and 96bpp surfaces must use HALIGN=16</p>																												
13:12	Tile Mode <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="4" style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td colspan="4">This field specifies the type of memory tiling (Linear, XMajor, Tile4, Tile64)</td></tr> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th><th style="text-align: center;">Programming Notes</th></tr> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">LINEAR</td><td>Linear mode (no tiling)</td><td></td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">Tile64</td><td>Tile64 64KB tiling</td><td></td></tr> <tr> <td style="text-align: center;">2h</td><td style="text-align: center;">XMAJOR</td><td>X major tiling</td><td>When TileX or Xmajor tiling is used, the surface can't be fast cleared or losslessly compressed.</td></tr> <tr> <td style="text-align: center;">3h</td><td style="text-align: center;">Tile4</td><td>Tile4 4KB tiling</td><td></td></tr> </tbody> </table>		Description				This field specifies the type of memory tiling (Linear, XMajor, Tile4, Tile64)				Value	Name	Description	Programming Notes	0h	LINEAR	Linear mode (no tiling)		1h	Tile64	Tile64 64KB tiling		2h	XMAJOR	X major tiling	When TileX or Xmajor tiling is used, the surface can't be fast cleared or losslessly compressed.	3h	Tile4	Tile4 4KB tiling	
Description																														
This field specifies the type of memory tiling (Linear, XMajor, Tile4, Tile64)																														
Value	Name	Description	Programming Notes																											
0h	LINEAR	Linear mode (no tiling)																												
1h	Tile64	Tile64 64KB tiling																												
2h	XMAJOR	X major tiling	When TileX or Xmajor tiling is used, the surface can't be fast cleared or losslessly compressed.																											
3h	Tile4	Tile4 4KB tiling																												

RENDER_SURFACE_STATE

		<p>Programming Notes</p> <p>Refer to <i>Memory Data Formats</i> for restrictions on <i>TileMode</i> direction for the various buffer types. (Of particular interest is the fact that YMAJOR tiling is not supported for display/overlay buffers).</p> <p>The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this field.</p> <p>Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled (X/Y/W) surfaces can only be mapped to Main Memory.</p> <p>If Surface Type is SURFTYPE_BUFFER, this field must be TILEMODE_LINEAR</p> <p>If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be Tile64.</p> <p>If Surface Type is SURFTYPE_SCRATCH, this field must be TILEMODE_LINEAR.</p> <p>If Surface Type is SURFTYPE_1D this field must be TILEMODE_LINEAR, unless Sampler Legacy 1D Map Layout Disable is set to 0, in which case TILEMODE_YMAJOR is also allowed.</p> <p>Horizontal Alignment must be programmed for the required alignment between MIPs. MIP tails are not supported.</p> <p>TILEMODE_XMAJOR is only allowed if Surface Type is SURFTYPE_2D.</p>		
11	Vertical Line Stride	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.</p> <p>For Other Surfaces: Vertical Line Stride must be zero.</p>	Format:	U1
Format:	U1			
		<p>Programming Notes</p> <p>This bit must not be set if the surface format is a compressed type (BCn*, FXT1, ETC*, EAC*).</p> <p>Undefined if set while doing a gather4* message</p> <p>This bit must not be set if the Auxiliary Surface Mode is not AUX_NONE.</p> <p>If this bit is set on a sampling engine surface, the mip mode filter must be set to MIPFILTER_NONE</p>		
10	Vertical Line Stride Offset	<table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>For 2D Non-Array Surfaces accessed via the Sampling Engine or Data Cache Data Port: Specifies the offset of the initial line from the beginning of the buffer. Ignored when Vertical Line Stride is 0.</p> <p>For Other Surfaces: Vertical Line Stride Offset must be zero.</p>	Format:	U1
Format:	U1			
9	Sampler L2 Out of Order Mode Disable	<table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>If disabled this will forced formats which would have bypassed the L2 and been filled into the L1 out of order to be cached in the L2 and send in order to the L1. In general that is any format which is expanded 1:4, 1:2 in L1 or not expanded at all. This would include all lossless compressed cases.</p>	Format:	Disable
Format:	Disable			

RENDER_SURFACE_STATE

		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3" style="text-align: center; background-color: #e0e0ff;">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="3">This bit must be set for the following surface types: BC2_UNORM BC3_UNORM BC5_UNORM BC5_SNORM BC7_UNORM</td></tr> </tbody> </table>	Programming Notes			This bit must be set for the following surface types: BC2_UNORM BC3_UNORM BC5_UNORM BC5_SNORM BC7_UNORM					
Programming Notes											
This bit must be set for the following surface types: BC2_UNORM BC3_UNORM BC5_UNORM BC5_SNORM BC7_UNORM											
8	Render Cache Read Write Mode	<p>For Surfaces accessed via the Data Port to Render Cache: This field specifies the way Render Cache treats a write request. If unset, Render Cache allocates a write-only cache line for a write miss. If set, Render Cache allocates a read-write cache line for a write miss.</p> <p>For Surfaces accessed via the Sampling Engine or Data Port to Texture Cache or Data Cache: This field is reserved : MBZ</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0e0ff;">Value</th><th style="background-color: #e0e0ff;">Name</th><th style="background-color: #e0e0ff;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Write-Only Cache</td><td>Allocating write-only cache for a write miss</td></tr> <tr> <td>1h</td><td>Read-Write Cache</td><td>Allocating read-write cache for a write miss</td></tr> </tbody> </table>	Value	Name	Description	0h	Write-Only Cache	Allocating write-only cache for a write miss	1h	Read-Write Cache	Allocating read-write cache for a write miss
Value	Name	Description									
0h	Write-Only Cache	Allocating write-only cache for a write miss									
1h	Read-Write Cache	Allocating read-write cache for a write miss									
7:6	Media Boundary Pixel Mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3" style="text-align: center; background-color: #e0e0ff;">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="3">This field is provided for performance optimization for Render Cache read/write accesses.</td></tr> </tbody> </table>	Programming Notes			This field is provided for performance optimization for Render Cache read/write accesses.					
Programming Notes											
This field is provided for performance optimization for Render Cache read/write accesses.											
5	Cube Face Enable - Negative X	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table> <p>For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map.</p>	Format:	Enable							
Format:	Enable										

RENDER_SURFACE_STATE

		<h2 style="text-align: center;">RENDER_SURFACE_STATE</h2>										
		<p>while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="text-align: center; padding: 2px;">Programming Notes</td> </tr> <tr> <td colspan="2" style="padding: 2px;">When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).</td> </tr> <tr> <td colspan="2" style="padding: 2px;">This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE</td> </tr> </table>	Programming Notes		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).		This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE					
Programming Notes												
When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).												
This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE												
4	Cube Face Enable - Positive X	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td><td style="width: 70%; text-align: center;">Enable</td></tr> <tr> <td colspan="2" style="padding: 2px;">For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.</td> </tr> <tr> <td colspan="2" style="padding: 2px;">Programming Notes</td> </tr> <tr> <td colspan="2" style="padding: 2px;">When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).</td> </tr> <tr> <td colspan="2" style="padding: 2px;">This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE</td> </tr> </table>	Format:	Enable	For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.		Programming Notes		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).		This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE	
Format:	Enable											
For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.												
Programming Notes												
When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).												
This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE												
3	Cube Face Enable - Negative Y	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td><td style="width: 70%; text-align: center;">Enable</td></tr> <tr> <td colspan="2" style="padding: 2px;">For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.</td> </tr> <tr> <td colspan="2" style="padding: 2px;">Programming Notes</td> </tr> <tr> <td colspan="2" style="padding: 2px;">When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).</td> </tr> <tr> <td colspan="2" style="padding: 2px;">This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE</td> </tr> </table>	Format:	Enable	For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.		Programming Notes		When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).		This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE	
Format:	Enable											
For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.												
Programming Notes												
When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).												
This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE												
2	Cube Face Enable - Positive Y	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td><td style="width: 70%; text-align: center;">Enable</td></tr> <tr> <td colspan="2" style="padding: 2px;">For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.</td> </tr> </table>	Format:	Enable	For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.							
Format:	Enable											
For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.												

RENDER_SURFACE_STATE

		<p>Programming Notes</p> <p>When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).</p> <p>This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE</p>				
	1	<p>Cube Face Enable - Negative Z</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.</p> <p>Programming Notes</p> <p>When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).</p> <p>This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE</p>	Format:	Enable		
Format:	Enable					
	0	<p>Cube Face Enable - Positive Z</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>For SURFTYPE_CUBE Surfaces accessed via the Sampling Engine: This field enable the individual face of a cube map. Enabling a face indicates that the face is present in the cube map, while disabling it indicates that that face is represented by the texture map's border color. Refer to Memory Data Formats for the correlation between faces and the cube map memory layout. Note that storage for disabled faces must be provided.</p> <p>Programming Notes</p> <p>When TEXCOORDMODE_CLAMP is used when accessing a cube map, this field must be programmed to 1b (face enabled).</p> <p>This field must be programmed to 1h (enabled) whenever Surface Type is programmed to SURFTYPE_CUBE</p>	Format:	Enable		
Format:	Enable					
1	31	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	30:24	<p>Memory Object Control State</p> <table border="1"> <tr> <td>Format:</td> <td>MEMORY OBJECT CONTROL STATE</td> </tr> </table> <p>Specifies the memory object control state for this surface and the associated Auxiliary surface (if any).</p>	Format:	MEMORY OBJECT CONTROL STATE		
Format:	MEMORY OBJECT CONTROL STATE					
	23:19	<p>Base Mip Level</p> <table border="1"> <tr> <td>Format:</td> <td>U4.1</td> </tr> </table>	Format:	U4.1		
Format:	U4.1					

RENDER_SURFACE_STATE

		<p>Range: [0.0, 14.0]</p> <p>Specifies which mip level is considered the "base" level when determining mag-vs-min filter and selecting the "base" mip level.</p>									
Programming Notes											
This field also exists in SAMPLER_STATE. If both fields are zero, the Base Mip Level is zero. If one is nonzero, Base Mip Level is the nonzero field. It is illegal to have both Base Mip Level fields nonzero.											
18	Corner Texel Mode	<p>Format:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 100px;"></td> <td style="width: 100px; text-align: center;">Enable</td> </tr> </table> <p>This field, when ENABLED, indicates when a surface is using corner texel-mode for sampling. Corner Texel Mode is ignored for Planar YUV/YCrCb surface formats.</p> <p>Corner Texel Mode is ignored for sample_8X8 and sample_unorm message types.</p> <p>Corner Texel Mode is not supported with Non-Normalized Coordinates</p> <p>Does not support legacy sampler features set0 See legacy sampler page for more details</p>		Enable							
	Enable										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; width: 10%;">Value</th> <th style="background-color: #e0f2ff; width: 10%;">Name</th> <th style="background-color: #e0f2ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Disable [Default]</td> <td>When programmed to 0h, Corner Texel Mode is disabled. This means texel references are shifted a half-texel from the upper-right corner of the texture map which is the standard texel reference mode.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Enable</td> <td>When programmed to 1h, Corner Texel Mode is enabled. The location of a sampled texel on a texture map is shifted a half-texel to the upper-left, meaning texel (0,0) is in the exact upper-left corner of the surface.</td> </tr> </tbody> </table>			Value	Name	Description	0h	Disable [Default]	When programmed to 0h, Corner Texel Mode is disabled. This means texel references are shifted a half-texel from the upper-right corner of the texture map which is the standard texel reference mode.	1h	Enable	When programmed to 1h, Corner Texel Mode is enabled. The location of a sampled texel on a texture map is shifted a half-texel to the upper-left, meaning texel (0,0) is in the exact upper-left corner of the surface.
Value	Name	Description									
0h	Disable [Default]	When programmed to 0h, Corner Texel Mode is disabled. This means texel references are shifted a half-texel from the upper-right corner of the texture map which is the standard texel reference mode.									
1h	Enable	When programmed to 1h, Corner Texel Mode is enabled. The location of a sampled texel on a texture map is shifted a half-texel to the upper-left, meaning texel (0,0) is in the exact upper-left corner of the surface.									
17	Double Fetch Disable	<p>Format:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 100px;"></td> <td style="width: 100px; text-align: center;">Disable</td> </tr> </table> <p>This bit is intended to disable the "double fetch" of adjacent cache-lines in most all cases. Double fetch is a performance mode, but for some surface types for formats it may be lower performance due to fetching unused cache-lines.</p>		Disable							
	Disable										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; width: 10%;">Value</th> <th style="background-color: #e0f2ff; width: 10%;">Name</th> <th style="background-color: #e0f2ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">Enable [Default]</td> <td>When programmed to 0h, double fetches are allowed.</td> </tr> <tr> <td style="text-align: center;">1h</td> <td style="text-align: center;">Disable</td> <td>When programmed to 1h, double fetches are disabled.</td> </tr> </tbody> </table>			Value	Name	Description	0h	Enable [Default]	When programmed to 0h, double fetches are allowed.	1h	Disable	When programmed to 1h, double fetches are disabled.
Value	Name	Description									
0h	Enable [Default]	When programmed to 0h, double fetches are allowed.									
1h	Disable	When programmed to 1h, double fetches are disabled.									
16	Reserved	<p>Access:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 100px;"></td> <td style="width: 100px; text-align: center;">RO</td> </tr> </table> <p>Format:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="width: 100px;"></td> <td style="width: 100px; text-align: center;">MBZ</td> </tr> </table>		RO		MBZ					
	RO										
	MBZ										
15	Sample Tap Discard Disable	<p>This bit forces sample tap discard filter mode to be disabled for this surface state. This bit must be set for surfaces which are no Alpha Channel such as R8G8B8_UNORM.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; width: 10%;">Value</th> <th style="background-color: #e0f2ff; width: 10%;">Name</th> <th style="background-color: #e0f2ff; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">DISABLE [Default]</td> <td>When programmed to 0h, Sample Tap Discard filter mode is allowed and is not disabled by this bit. This bit is ignored if Sample Tap Discard is not enabled in the Sampler State.</td> </tr> </tbody> </table>	Value	Name	Description	0h	DISABLE [Default]	When programmed to 0h, Sample Tap Discard filter mode is allowed and is not disabled by this bit. This bit is ignored if Sample Tap Discard is not enabled in the Sampler State.			
Value	Name	Description									
0h	DISABLE [Default]	When programmed to 0h, Sample Tap Discard filter mode is allowed and is not disabled by this bit. This bit is ignored if Sample Tap Discard is not enabled in the Sampler State.									

RENDER_SURFACE_STATE									
		1h	ENABLE When programmed to 1h, Sample Tap Discard filter mode will be disabled even if enabled through Sampler State						
Programming Notes									
This bit must be set for all Planar YUV surface formats (e.g., PLANAR_420_8, PLANAR_420_16)									
14:0	Surface QPitch		<p>Format: U17[16:2]</p> <p>The interpretation of this field is dependent on Surface Type as follows:</p> <p>SURFTYPE_1D: distance in <i>pixels</i> between array slices</p> <p>SURFTYPE_2D/CUBE: distance in <i>rows</i> between array slices. For Quilted Textures this field specifies the distance in rows between <i>quilt</i> slices. For compressed texture formats, one row contains a complete compression block vertically.</p> <p>SURFTYPE_3D: distance in <i>rows</i> between R-slices [Note: these <i>rows</i> are only in the vertical dimension without considering the depth dimension]. For compressed texture formats, one row contains a complete compression block vertically.</p> <p>Other surface types: field is ignored</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,32767]</td><td></td><td>1 is added to the value and it is multiplied by 4 to determine the height in rows.</td></tr> </tbody> </table>	Value	Name	Description	[0,32767]		1 is added to the value and it is multiplied by 4 to determine the height in rows.
Value	Name	Description							
[0,32767]		1 is added to the value and it is multiplied by 4 to determine the height in rows.							
Programming Notes									
<p>For Surface Type 1D: This field must be set to an integer multiple of the Surface Horizontal Alignment</p> <p>For Surface Type 2D, CUBE: This field must be set to an integer multiple of the Surface Vertical Alignment</p> <p>For Surface Type 3D: <i>Tile Mode != Linear:</i> This field must be set to an integer multiple of the tile height (2^Cv) <i>Tile Mode == Linear:</i> This field must be set to an integer multiple of the Surface Vertical Alignment</p> <p>Note: for compressed textures (BC*, FXT1, ETC*, EAC*), this field is in units of rows of compression blocks.</p>									
For arrayed X8 MSAA surfaces the QPitch is one-half the height of an array slice. For arrayed X16 MSAA surfaces the QPitch is one-fourth the height of an array slice. This is to account for the fact that Tile64 tiles only contain up to 4 sub-pixels. So, an array slice for X8 and X16 will require 2 or 4 "sub-slices" to contain all the sub-pixels in an array-slice. All Tiles for a "sub-slice" are grouped together in virtual memory followed by the next "sub-slice". Because MSAA is only supported for Tile64, QPitch must also be programmed to an aligned tile boundary for MSAA surfaces.									
Software must ensure that this field is set to a value sufficiently large such that the array slices in the surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.									
2	31	Depth/Stencil Resource							

RENDER_SURFACE_STATE

		Description				
		This bit field, when set, indicates if the resource is created as Depth/Stencil resource.				
		Programming Notes				
		SW must set this bit for any resource that was created with Depth/Stencil resource flag. Setting this bit allows HW to properly interpret the data-layout for various cases. For any resource that's created without Depth/Stencil resource flag, it must be reset.				
30	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
29:16	Height	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U14-1</td></tr> </table> <p>This field specifies the height of the surface, minus 1. If the surface is MIP-mapped, this field contains the height of the base MIP level. For buffers, this field specifies a portion of the buffer size.</p>	Format:	U14-1		
Format:	U14-1					
Value	Name	Description	Exists If			
[0,0]		must be zero	[Surface Type] == 'SURFTYPE_1D'			
[0,8191]		height of surface - 1 (y/v dimension) If Vertical Line Stride is set for a 2D surface, then the maximum allowed height is 2^8 .	([SurfaceType] == 'SURFTYPE_2D') && ([VerticalLineStride] == 1)			
[0,16383]		height of surface - 1 (y/v dimension)	([SurfaceType] == 'SURFTYPE_2D') && ([VerticalLineStride] == 0)			
[0,2047]		height of surface - 1 (y/v)	[SurfaceType]=='SURFTYPE_3D'			
[0,16383]		height of surface - 1 (y/v dimension)	[SurfaceType] == 'SURFTYPE_CUBE'			
[0,16383]		contains bits [20:7] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_BUFFER'			
[0,16383]		contains bits [20:7] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_SCRATCH'			
		Programming Notes				
		For typed buffer and structured buffer surfaces, the number of entries in the buffer ranges from 1 to 2^{27} . For raw buffer surfaces, the number of entries in the buffer is the number of bytes which can range from 1 to 2^{30} . After subtracting one from the number of entries, software must place the fields of the resulting 27-bit value into the Height , Width , and Depth fields as indicated, right-justified in each field. Unused upper bits must be set to zero.				

RENDER_SURFACE_STATE

		If Vertical Line Stride is 1, this field indicates the height of the field, not the height of the frame	
		The Height of a render target must be the same as the Height of the other render targets and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).	
		If this surface in memory is accessed with Vertical Line Stride set to both 0 and 1, this field must be an even value when Vertical Line Stride is 0.	
		If Media Pixel Boundary Mode is not set to NORMAL_MODE, this field must be an even value.	
		If Surface Format is PLANAR*, this field must be a multiple of 4	
15:14	Reserved		
	Access:	RO	
	Format:	MBZ	
13:0	Width		
	Format:	U14-1	
		This field specifies the width of the surface, minus 1. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels or texels. For buffers, this field specifies a portion of the buffer size.	
		For surfaces accessed with the Media Block Read/Write message, this field is in units of DWords.	
		For surfaces accessed with the Transpose Read Message, this field is in units of DWords.	
Value	Name	Description	Exists If
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_1D'
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_2D'
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_3D'
[0,2047]		width of surface - 1 (x/u dimension)	[SurfaceType]=='SURFTYPE_3D'
[0,16383]		width of surface - 1 (x/u dimension)	[SurfaceType] == 'SURFTYPE_CUBE'
[0,127]		contains bits [6:0] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_BUFFER'
[0,127]		contains bits [6:0] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_SCRATCH'

RENDER_SURFACE_STATE

		Programming Notes <p>For surface types other than SURFTYPE_BUFFER. The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to the Height. The Width of a render target must be the same as the Width of the other render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped). The Width of a render target with YUV surface format must be a multiple of 2. For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes).</p>															
		<p>For surface types other than SURFTYPE_BUFFER or SURFTYPE_SCRATCH. The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to the Height. The Width of a render target must be the same as the Width of the other render target(s) and the depth buffer (defined in 3DSTATE_DEPTH_BUFFER), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth= 0 (non-array) and LOD= 0 (non-mip mapped). The Width of a render target with YUV surface format must be a multiple of 2. For SURFTYPE_BUFFER: The low two bits of this field must be 11 if the Surface Format is RAW (the size of the buffer must be a multiple of 4 bytes).</p>															
		<p>If Surface Format is PLANAR*, this field must be a multiple of 2</p> <p>A known issue exists if a primitive is rendered to the first 2 rows and last 2 columns of a 16K width surface. If any geometry is drawn inside this square it will be copied to column X=2 and X=3 (arrangement on Y position will stay the same). If any geometry exceeds the boundaries of this 2x2 region it will be drawn normally. The issue also only occurs if the surface has TileMode != Linear</p>															
3	31:21	<p>Depth</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U11-1</td> </tr> </table> <p>This field specifies the total number of levels, minus 1, for a volume texture or the number of array elements, minus 1, allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level. For buffers, this field specifies a portion of the buffer size.</p>		Format:	U11-1												
Format:	U11-1																
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th><th style="width: 15%;">Name</th><th style="width: 50%;">Description</th><th style="width: 20%;">Exists If</th></tr> </thead> <tbody> <tr> <td>[0,2047]</td><td></td><td>number of array elements - 1</td><td>[SurfaceType] == 'SURFTYPE_1D'</td></tr> <tr> <td>[0,2047]</td><td></td><td>number of array elements - 1</td><td>[SurfaceType] == 'SURFTYPE_2D'</td></tr> <tr> <td>[0,2047]</td><td></td><td>depth of surface - 1 (z/r dimension)</td><td>[SurfaceType] == 'SURFTYPE_3D'</td></tr> </tbody> </table>		Value	Name	Description	Exists If	[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_1D'	[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_2D'	[0,2047]		depth of surface - 1 (z/r dimension)	[SurfaceType] == 'SURFTYPE_3D'
Value	Name	Description	Exists If														
[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_1D'														
[0,2047]		number of array elements - 1	[SurfaceType] == 'SURFTYPE_2D'														
[0,2047]		depth of surface - 1 (z/r dimension)	[SurfaceType] == 'SURFTYPE_3D'														

RENDER_SURFACE_STATE					
	[0,340]	number of array elements - 1 [see programming notes for range]	[SurfaceType] == 'SURFTYPE_CUBE'		
	[0,2047]	contains bits [31:21] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_BUFFER'		
	[0,2047]	contains bits [31:21] of the number of entries in the buffer - 1	[SurfaceType] == 'SURFTYPE_SCRATCH'		
Programming Notes					
	The Depth of a render target must be the same as the Depth of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).				
	For SURFTYPE_CUBE: For Sampling Engine Surfaces and Typed Data Port Surfaces, the range of this field is [0,340], indicating the number of cube array elements (equal to the number of underlying 2D array elements divided by 6). For other surfaces, this field must be zero.				
	For SURFTYPE_1D, 2D, and CUBE: The range of this field is reduced by one for each increase from zero of Minimum Array Element . For example, if Minimum Array Element is set to 1024 on a 2D surface, the range of this field is reduced to [0,1023].				
20:19	Reserved				
	Access:	RO			
	Format:	MBZ			
18	Reserved				
	Format:	MBZ			
17:0	Surface Pitch				
	Format:	U18-1			
Description					
	Surface Pitch Range: For surfaces of type SURFTYPE_BUFFER: [0,262143] -> [1B, 256KB] For other linear surfaces: [0, 262143] -> [1B, 256KB] For X-tiled surface: [511, 262143] -> [512B, 256KB] = [1 tile, 512 tiles] For Tile4 surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles] For W-tiled surfaces: [127, 262143]->[128B, 256KB] = [1 tile, 2048 tiles] For Tile64 surfaces, the range is dependent on the Cu parameter (refer to Surface Layout and Tiling»2D Surfaces section for the definition of the Cu parameter depending on the case). The range in bytes is $[2^{Cu}-1, 262143] -> [(2^{Cu})B, 256KB] = [1 \text{ tile}, 256KB/(2^{Cu}) \text{ tiles}]$ This field specifies the surface pitch in (#Bytes - 1). For surfaces of type SURFTYPE_BUFFER, this field indicates the size of the structure.				
Programming Notes					

RENDER_SURFACE_STATE

For surfaces of type SURFTYPE_SCRATCH, valid range of pitch is: [63,262143] -> [64B, 256KB]
 Also, for SURFTYPE_SCRATCH, the pitch must be a multiple of 64bytes.

For linear *render target* surfaces and surfaces accessed with the typed data port messages, the pitch must be a multiple of the element size for non-YUV surface formats. Pitch must be a multiple of $2 * \text{element size}$ for YUV surface formats.

For untyped data port messages, which are only supported with **Surface Type** SURFTYPE_BUFFER, the pitch must match the number of bytes implied by Surface Format.

For linear surfaces with **Surface Type** of SURFTYPE_BUFFER and **Surface Format** RAW, the pitch must be 1 byte.

For other linear surfaces, the pitch can be any multiple of bytes.

For tiled surfaces, the pitch must be a multiple of the tile width.

The width of a tile depends on the surface format if Tiled Resource Enable is enabled. Refer to the Tiled Resource Enable field to determine which sub-mode applies to the surface format in use, and determine the Cu parameter from the Surface Layout section. The tile width is equal to 2^{Cu} bytes.

For surfaces of type SURFTYPE_1D, this field is ignored.

The following table indicates the maximum byte width, frame width, and pitch size allowed when memory compression is on.

Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)
Legacy 4K	8bpp	16k	16k
	16bpp	16k	8k
	32bpp	16k	4k
	64bpp	16k	2k
	128bpp	16k	1k
TileYF	8bpp	8k	8k
	16bpp	16k	8k
	32bpp	16k	4k
	64bpp	16k	2k
	128bpp	16k	1k
TileYS	8bpp	16k	16k
	16bpp	16k	8k
	32bpp	16k	4k
	64bpp	16k	2k
	128bpp	16k	1k

RENDER_SURFACE_STATE

		Value	Name	Description	Programming Notes		
		0h	Disable [Default]	When this field is set to 0h, the associated compressible surface, when accessed by sampler and data-port, can be compressed in L3. If the surface is not compressible, this bit field is ignored.			
		1h	Enable	When this field is set to 1h, the associated compressible surface, when accessed by sampler and data-port, will be uncompressed in L3. If the surface is not compressible, this bit field is ignored.	This setting is ignored for Untyped data-port accesses.		
30:29	Render Target And Sample Unorm Rotation						
	<p>For Render Target Surfaces: This field specifies the rotation of this render target surface when being written to memory.</p> <p>For Other Surfaces: This field is ignored.</p>						
		Value	Name	Description			
		0h	0DEG	No rotation (0 degrees)			
		1h	90DEG	Rotate by 90 degrees			
		2h	180DEG	Rotate by 180 degrees [for sample_unorm message]			
		3h	270DEG	Rotate by 270 degrees			
	Programming Notes						
	<p>Programming Notes for Render Target Surfaces only</p> <p>Rotation is not supported for render targets of any type other than simple, non-mip-mapped, non-array 2D surfaces. The surface must be using tiled with X major.</p> <p>Width and Height fields apply to the dimensions of the surface before rotation.</p> <p>For 90 and 270 degree rotated surfaces, the Height (rather than the Width) must be less than or equal to the Surface Pitch (specified in bytes).</p> <p>For 90 and 270 degree rotated surfaces, the actual Height and Width of the surface in pixels (not the field value which is decremented) must both be even.</p>						
	<p>Rotation is supported only for surfaces with the following surface formats: B5G6R5_UNORM, B5G6R5_UNORM_SRGB, R8G8B8A8_UNORM, R8G8B8A8_UNORM_SRGB, B8G8R8[A X]8_UNORM, B8G8R8[A X]8_UNORM_SRGB, B10G10R10[A X]2_UNORM, R10G10B10A2_UNORM, R16G16B16A16_FLOAT, R16G16B16X16_FLOAT</p>						
28:18	Minimum Array Element						
	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="text-align: right;">U11</td> </tr> </table> <p>Range 1D/2D/cube surfaces: [0,2047] 3D surfaces: [0,2047]</p> <p>For Sampling Engine, Render Target, and Typed 1D, 2D and 3D Surfaces: This field indicates the minimum array element that can be accessed as part of this surface. This field is added to the delivered array index before it is used to address the surface. For sampling 3D surfaces, this field is an offset in "R" slices into the LOD.</p>					Format:	U11
Format:	U11						

RENDER_SURFACE_STATE

		<p>For Sampling Engine Cube Surfaces: This field indicates the minimum array element in units of "cube faces" in the underlying 2D surface array that can be accessed as part of this surface (the cube array index is multiplied by 6 to compute this value, although Minimum Array Element is not restricted to only multiples of 6). This field is added to the delivered (array index)*6 before it is used to address the surface.</p> <p>For all other surface types: This field should be zero.</p>														
17:7	Render Target View Extent	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td style="text-align: right;">U11-1</td></tr> </table> <p>Range [0,2047] to indicate extent of [1,2048]</p> <p>For Render Target and Typed Dataport 3D Surfaces: This field indicates the extent of the accessible 'R' coordinates minus 1 on the LOD currently being rendered to.</p> <p>For Render Target and Typed Dataport 1D and 2D Surfaces: This field must be set to the same value as the Depth field.</p> <p>For Other Surfaces: This field is ignored.</p>	Format:	U11-1												
Format:	U11-1															
6	Multisampled Surface Storage Format	<p>This field indicates the storage format of the multisampled surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left;">Value</th><th style="background-color: #d9e1f2; text-align: left;">Name</th><th style="background-color: #d9e1f2; text-align: left;">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>MSS</td><td>Multisampled surface was/is rendered as a render target</td></tr> <tr> <td>1h</td><td>DEPTH_STENCIL</td><td>Multisampled surface was rendered as a depth or stencil buffer</td></tr> </tbody> </table> <p>Programming Notes</p> <p>All multisampled render target surfaces must have this field set to MSFMT_MSS If this field is MSFMT_DEPTH_STENCIL, the only sampling engine messages allowed are "Id2dms", "resinfo", and "sampleinfo". This field is ignored if Number of Multisamples is MULTISAMPLECOUNT_1 Multisampled Surface must be Tiled64.</p>	Value	Name	Description	0h	MSS	Multisampled surface was/is rendered as a render target	1h	DEPTH_STENCIL	Multisampled surface was rendered as a depth or stencil buffer					
Value	Name	Description														
0h	MSS	Multisampled surface was/is rendered as a render target														
1h	DEPTH_STENCIL	Multisampled surface was rendered as a depth or stencil buffer														
5:3	Number of Multisamples	<p>This field indicates the number of multisamples on the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left;">Value</th><th style="background-color: #d9e1f2; text-align: left;">Name</th></tr> </thead> <tbody> <tr> <td>0h</td><td>MULTISAMPLECOUNT_1</td></tr> <tr> <td>1h</td><td>MULTISAMPLECOUNT_2</td></tr> <tr> <td>2h</td><td>MULTISAMPLECOUNT_4</td></tr> <tr> <td>3h</td><td>MULTISAMPLECOUNT_8</td></tr> <tr> <td>4h</td><td>MULTISAMPLECOUNT_16</td></tr> <tr> <td>5h-7h</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0h	MULTISAMPLECOUNT_1	1h	MULTISAMPLECOUNT_2	2h	MULTISAMPLECOUNT_4	3h	MULTISAMPLECOUNT_8	4h	MULTISAMPLECOUNT_16	5h-7h	Reserved
Value	Name															
0h	MULTISAMPLECOUNT_1															
1h	MULTISAMPLECOUNT_2															
2h	MULTISAMPLECOUNT_4															
3h	MULTISAMPLECOUNT_8															
4h	MULTISAMPLECOUNT_16															
5h-7h	Reserved															

RENDER_SURFACE_STATE

		<p>Programming Notes</p> <p>If this field is any value other than MULTISAMPLECOUNT_1, the Surface Type must be SURFTYPE_2D. This field must be set to MULTISAMPLECOUNT_1 unless the surface is a Sampling Engine surface or Render Target surface.</p> <p>This field must not be programmed to anything other than 0h unless the Tile Mode field is programmed to Tile64.</p>											
	2:0	<p>Multisample Position Palette Index</p> <p>This field indicates the index into the sample position palette that the multisampled surface is using. This field is only used as a return value for the sampleinfo message, and is otherwise not used by hardware.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,7]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,7]								
Value	Name												
[0,7]													
5	31:25	<p>X Offset</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td> <td style="width: 50%;">U9[8:2]</td> </tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the surface.</p> <p>This field effectively loosens the alignment restrictions on the origin of tiled surfaces. Previously, tiled surface origin was (by definition) located at the base address, and thus needed to satisfy the 4KB base address alignment restriction. Now the origin can be specified at a finer (4-wide x 4-high pixel) resolution.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="3" style="text-align: left; padding: 2px;">Format: PixelOffset[8:2]</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Value</th> <th style="width: 25%;">Name</th> <th style="width: 50%;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,127]</td> <td></td> <td style="padding: 2px;">This value is multiplied by 4 to determine X Offset in pixels.</td> </tr> </tbody> </table> <p>Programming Notes</p>	Format:	U9[8:2]	Format: PixelOffset[8:2]			Value	Name	Description	[0,127]		This value is multiplied by 4 to determine X Offset in pixels.
Format:	U9[8:2]												
Format: PixelOffset[8:2]													
Value	Name	Description											
[0,127]		This value is multiplied by 4 to determine X Offset in pixels.											

RENDER_SURFACE_STATE

	<p>For linear surfaces, this field must be zero.</p> <p>For surfaces accessed with the <i>Data Port Media Block Read/Write</i> message, the pixel size is assumed to be 32 bits in width.</p> <p>For surfaces accessed with the Data Port Transpose Read message, the pixel size is assumed to be 32 bits in width.</p> <p>For Surface Format with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero.</p> <p>If Render Target Rotation is set to other than RTROTATE_0DEG, this field must be zero.</p> <p>If Surface Type not SURFTYPE_2D, this field must be zero.</p> <p>If MIP Count is not zero, this field must be zero.</p> <p>If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be zero.</p> <p>If Surface Array is enabled, this field must be zero.</p> <p>If Auxiliary Surface Mode is not AUX_NONE, this field must be zero.</p> <p>If Surface Vertical Alignment is VALIGN_8, this field must be a multiple of 8.</p> <p>For Surface Format with 8 bits per element, this field must be a multiple of 16.</p> <p>For Surface Format with 16 bits per element, this field must be a multiple of 8.</p>								
	<p>If Surface Format is PLANAR_420_16 or PLANAR_420_8 this field must be zero</p>								
	<p>This field must be programmed to zero for if Tile Mode field if programmed to Tile64.</p>								
24	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO								
Format:	MBZ								
23:21	<p>Y Offset</p> <table border="1"> <tr> <td>Format:</td><td>U5[4:2]</td></tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start of the surface.(See additional description in the X Offset field.)</p> <p>Format: RowOffset [4:2]</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,7]</td><td></td><td>This value is multiplied by 4 to determine the actual Y Offset in Rows.</td></tr> </tbody> </table> <p>Programming Notes</p>	Format:	U5[4:2]	Value	Name	Description	[0,7]		This value is multiplied by 4 to determine the actual Y Offset in Rows.
Format:	U5[4:2]								
Value	Name	Description							
[0,7]		This value is multiplied by 4 to determine the actual Y Offset in Rows.							

RENDER_SURFACE_STATE

	<p>For linear surfaces, this field must be zero.</p> <p>For render targets in which the Render Target Array Index is not zero, this field must be zero.</p> <p>For Surface Format with other than 8, 16, 32, 64, or 128 bits per pixel, this field must be zero.</p> <p>If Render Target Rotation is set to other than RTROTATE_0DEG, this field must be zero.</p> <p>If Surface Type not SURFTYPE_2D, this field must be zero.</p> <p>If MIP Count is not zero, this field must be zero.</p> <p>If Number of Multisamples is not MULTISAMPLECOUNT_1, this field must be zero.</p> <p>If Surface Array is enabled, this field must be zero.</p> <p>If Auxiliary Surface Mode is not AUX_NONE, this field must be zero.</p> <p>If Surface Format is PLANAR_420_16 or PLANAR_420_8 this field must be zero</p> <p>If Tiled Mode is programmed to Tile64, this field must be zero</p> <p>This field must be zero if Surface Format is Planar and the U and V planes are half-pitch (e.g. YV12 format).</p> <p>If VERTICAL STRIDE field is 1h, then the Y Offset must be a multiple of 8. Therefore, the lsb of this field must be 0.</p>											
20	<p>EWA Disable For Cube</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Disable</td> </tr> </table> <p>Specifies if EWA mode for LOD quality improvement needs to be disabled for cube maps.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 45%;">Name</th> <th style="width: 40%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Enable [Default]</td> <td>EWA is enabled for cube maps</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Disable</td> <td>EWA is disabled for cube maps</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This field indicates if EWA mode for LOD quality improvement needs to be disabled for cube maps. By default EWA would be on for cube maps hence this field must be 0. If there is any spec violation seen with EWA on cube maps then this field must be set to 1 to disable EWA for cubes.</p>	Format:	Disable	Value	Name	Description	0h	Enable [Default]	EWA is enabled for cube maps	1h	Disable	EWA is disabled for cube maps
Format:	Disable											
Value	Name	Description										
0h	Enable [Default]	EWA is enabled for cube maps										
1h	Disable	EWA is disabled for cube maps										
19	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px; text-align: right;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO											
Format:	MBZ											
18:16	<p>L1 Cache Control</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">L1 CACHE CONTROL</td> </tr> </table> <p>Cacheability policy for DSS Untyped L1 cache, for accesses to this surface.</p>	Format:	L1 CACHE CONTROL									
Format:	L1 CACHE CONTROL											
15:14	<p>Coherency Type</p> <p>Specifies the type of coherency maintained for this surface.</p>											

RENDER_SURFACE_STATE

<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left; padding: 2px;">Value</th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;">Name</th><th style="background-color: #d9e1f2; text-align: left; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Single-GPU Coherent [Default]</td><td style="padding: 2px;">Coherency is only maintained within a single GPU</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">System Coherent</td><td style="padding: 2px;">Coherency is maintained across the system (CPU and all GPUs).</td></tr> <tr> <td style="padding: 2px;">2h</td><td style="padding: 2px;">Multi-GPU Coherent</td><td style="padding: 2px;">Coherency is maintained across all the GPUs but not with the CPU.</td></tr> </tbody> </table>			Value	Name	Description	0h	Single-GPU Coherent [Default]	Coherency is only maintained within a single GPU	1h	System Coherent	Coherency is maintained across the system (CPU and all GPUs).	2h	Multi-GPU Coherent	Coherency is maintained across all the GPUs but not with the CPU.
Value	Name	Description												
0h	Single-GPU Coherent [Default]	Coherency is only maintained within a single GPU												
1h	System Coherent	Coherency is maintained across the system (CPU and all GPUs).												
2h	Multi-GPU Coherent	Coherency is maintained across all the GPUs but not with the CPU.												
Restriction														
Only encoding supported is 0h (single-GPU coherent).														
13:12	Reserved													
	Access:	RO												
	Format:	MBZ												
11:8	Mip Tail Start LOD													
	Format:	U4												
Description														
<p>For Sampling Engine, Render Target, and Typed Surfaces: This field indicates which LOD is the first one in the MIP tail if Tiled Mode is programmed to Tile64. The MIP tail has a different layout than the rest of the surface. Refer to the <i>Memory Data Formats</i> section for more details.</p> <p>For other tiled formats and linear surfaces: This field is ignored.</p>														
Programming Notes														
<p>If Tiled Mode is programmed to Tile64, this field must be set to ensure that MIPs within the MIP Tail do not overlap.</p> <p>To disable Mip Tail for a Tile64 surface, this field must be programmed to a MIP that is larger than those present in the surface (i.e. 15).</p>														
7:4	Surface Min LOD													
	Format:	U4												
<p>For Sampling Engine and Typed Surfaces: This field indicates the most detailed LOD that can be accessed as part of this surface. This field is added to the delivered LOD (<i>sample_l</i>, <i>ld</i>, or <i>resinfo</i> message types) before it is used to address the surface.</p> <p>For Other Surfaces: This field is ignored.</p>														
3:0	MIP Count / LOD													
Format:	Sampling Engine and Typed Surfaces: U4 in (LOD units - 1) Render Target Surfaces: U4 in LOD													
Range	Sampling Engine and Typed Surfaces: [0,14] representing [1,15] MIP levels Render Target Surfaces: [0]													
<p>For Sampling Engine and Typed Surfaces:</p> <p>This field indicates the number of MIP levels allowed to be accessed starting at Surface Min LOD, which must be less than or equal to the number of MIP levels actually stored in memory for this surface. For sample* messages, the mip map access is clamped to be between the</p>														

RENDER_SURFACE_STATE

		<p>mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here. For Id* messages, out-of-bounds behavior results for LODs outside of the range specified in this field. For Render Target Surfaces: This field defines the MIP level that is currently being rendered into. This is the absolute MIP level on the surface and is not relative to the Surface Min LOD field, which is ignored for render target surfaces.</p> <p>For Other Surfaces: This field is reserved: MBZ</p>											
Programming Notes													
<p>The LOD of a render target must be the same as the LOD of the other render target(s) and of the depth buffer (defined in 3DSTATE_DEPTH_BUFFER).</p> <p>For render targets with YUV surface formats, the LOD must be zero.</p> <p>For sampling engine surfaces with PLANAR* surface format, MIP Count must be zero.</p>													
6	31	<p>Separate UV Plane Enable</p> <table border="1" style="width: 100%;"> <tr> <td>Exists If:</td> <td>([Surface Format] == 'PLANAR')</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If enabled, this field indicates that the U and V are present as separate planes. If disabled, the UV data is interleaved on a single plane.</p>	Exists If:	([Surface Format] == 'PLANAR')	Format:	Enable							
Exists If:	([Surface Format] == 'PLANAR')												
Format:	Enable												
Programming Notes													
<p>See the section "Planar Memory Organization" for a description of how the size and location of the chroma planes (U and V) are calculated.</p>													
	30	<p>Half Pitch for Chroma</p> <table border="1" style="width: 100%;"> <tr> <td>Exists If:</td> <td>([Surface Format] == 'PLANAR')</td> </tr> </table> <p>This bit enables support for half-pitch chroma planes for Planar YUV surfaces. It is ignored for Non-Planar surfaces. For planar surfaces it allows the chroma planes to be one-half the width of the Y (Luma) plane.</p> <p>For example, should be set to 0h for NV12 surfaces.</p> <p>Must be set to 1h for YV12 surfaces.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2fd; text-align: left; padding: 2px;">Value</th> <th style="background-color: #e0f2fd; text-align: left; padding: 2px;">Name</th> <th style="background-color: #e0f2fd; text-align: left; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">Disable [Default]</td> <td style="padding: 2px;">Setting this bit to 0h (default) causes Chroma planes to be treated as full width (same as Y plane).</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">Enable</td> <td style="padding: 2px;">Setting this bit to 1h causes Chroma planes (U and V) to be treated as half the width of the Luma (Y) plane.</td> </tr> </tbody> </table>	Exists If:	([Surface Format] == 'PLANAR')	Value	Name	Description	0h	Disable [Default]	Setting this bit to 0h (default) causes Chroma planes to be treated as full width (same as Y plane).	1h	Enable	Setting this bit to 1h causes Chroma planes (U and V) to be treated as half the width of the Luma (Y) plane.
Exists If:	([Surface Format] == 'PLANAR')												
Value	Name	Description											
0h	Disable [Default]	Setting this bit to 0h (default) causes Chroma planes to be treated as full width (same as Y plane).											
1h	Enable	Setting this bit to 1h causes Chroma planes (U and V) to be treated as half the width of the Luma (Y) plane.											
30:16	16	<p>Auxiliary Surface QPitch</p> <table border="1" style="width: 100%;"> <tr> <td>Exists If:</td> <td>([Surface Format] != 'PLANAR')</td> </tr> <tr> <td>Format:</td> <td>U17[16:2]</td> </tr> </table> <p>This field specifies the distance in rows between array slices on the auxiliary surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2fd; text-align: left; padding: 2px;">Value</th> <th style="background-color: #e0f2fd; text-align: left; padding: 2px;">Name</th> <th style="background-color: #e0f2fd; text-align: left; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0h,7FFFh]</td> <td style="padding: 2px;"></td> <td style="padding: 2px;">1 is added to the value and it is multiplied by 4 to determine the actual QPitch in rows</td> </tr> </tbody> </table>	Exists If:	([Surface Format] != 'PLANAR')	Format:	U17[16:2]	Value	Name	Description	[0h,7FFFh]		1 is added to the value and it is multiplied by 4 to determine the actual QPitch in rows	
Exists If:	([Surface Format] != 'PLANAR')												
Format:	U17[16:2]												
Value	Name	Description											
[0h,7FFFh]		1 is added to the value and it is multiplied by 4 to determine the actual QPitch in rows											

RENDER_SURFACE_STATE

		<p>Programming Notes</p> <p>This field must be set to an integer multiple of the Surface Vertical Alignment</p> <p>Software must ensure that this field is set to a value sufficiently large such that the array slices in the auxiliary surface do not overlap. Refer to the Memory Data Formats section for information on how surfaces are stored in memory.</p> <p>Auxiliary surface parameters in the Surface State is only meant for Multisampling Control Surface. This field should be programmed when Multisampling is enabled. In all other cases HW will ignore this value.</p>											
29:16	X Offset for U or UV Plane	<table border="1"> <tr> <td>Exists If:</td><td>([Surface Format] == 'PLANAR')</td></tr> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U plane or interleaved UV plane, depending on the setting of Separate UV Plane Enable.</p> <p>Programming Notes</p> <p>This field must be a multiple of 4 (bits 1:0 MBZ).</p> <p>If Tiled Resource Mode is enabled, this field must be a multiple of the tile width in pixels.</p> <p>Auxiliary Surface Mode is forced to AUX_NONE.</p>	Exists If:	([Surface Format] == 'PLANAR')	Format:	U14							
Exists If:	([Surface Format] == 'PLANAR')												
Format:	U14												
15	YUV Interpolation Enable	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Description</p> <p>This bit controls whether a Non-Planar YUV4:2:2surfaces use interpolated or replicated U and V channels for input to the Sampler filter. Programming to 1h causes interpolation of U and V channels. In this case the chrominance for odd pixels is computed by an interpolation between adjacent even pixels. Programming to 0h causes the chrominance to be copied from the pixel to the left. Note this no longer has any effect on planar surfaces. This bit must NOT be set for planar surfaces.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable [Default]</td><td>Programming to 0h causes the sampler to replicate U and V channels. This will lead to lower quality in certain cases where the YUV surface is being filtered (e.g. linear).</td></tr> <tr> <td>1h</td><td>Enable</td><td>Programming to 1h causes the sampler to interpolate the U and V channels between the horizontally neighboring pixels. This will improve image quality if the surface is being filtered.</td></tr> </tbody> </table>	Format:	Enable	Value	Name	Description	0h	Disable [Default]	Programming to 0h causes the sampler to replicate U and V channels. This will lead to lower quality in certain cases where the YUV surface is being filtered (e.g. linear).	1h	Enable	Programming to 1h causes the sampler to interpolate the U and V channels between the horizontally neighboring pixels. This will improve image quality if the surface is being filtered.
Format:	Enable												
Value	Name	Description											
0h	Disable [Default]	Programming to 0h causes the sampler to replicate U and V channels. This will lead to lower quality in certain cases where the YUV surface is being filtered (e.g. linear).											
1h	Enable	Programming to 1h causes the sampler to interpolate the U and V channels between the horizontally neighboring pixels. This will improve image quality if the surface is being filtered.											
14	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												

RENDER_SURFACE_STATE

	13:0	<p>Y Offset for U or UV Plane</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">([Surface Format] == 'PLANAR')</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U14</td></tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U plane or interleaved UV plane, depending on the setting of Separate UV Plane Enable.</p> <p>Programming Notes</p> <p>For surfaces where Surface Format = PLANAR* and Separate UV Plane is Enabled, the Y Offset must be programmed in multiples of half-rows. For example, for a surface where Y is physically followed by U and then V in memory, the Y Offset to U plane would be (2*Y-Height). For all other PLANAR YUV formats this is programmed in multiples of full rows.</p> <p>For all format besides PLANAR_420_* This field must be a multiple of 4 (bits 1:0 MBZ). For formats PLANAR_420_* with separate chroma planes (e.g. YV12) this field must be multiple of 4 if U plane is the first chroma plane after the Y (luma) plane. It can be a multiple of 2 if it is the second chroma plane in memory. For formats PLANAR_420_* with interleaved chroma planes (e.g. NV12) this field can be multiple of 2.</p> <p>If Tile Mode is programmed to Tile64, this field must be a multiple of the tile height in rows.</p> <p>Auxiliary Surface Mode is forced to AUX_NONE.</p> <p>Workaround</p> <p>For formats PLANAR_420_* when this field is not a multiple of 4 the Out-of-Bounds Suppression check must be disabled to avoid false out of bound detection.</p>	Exists If:	([Surface Format] == 'PLANAR')	Format:	U14						
Exists If:	([Surface Format] == 'PLANAR')											
Format:	U14											
	12:3	<p>Auxiliary Surface Pitch</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">([Surface Format] != 'PLANAR')</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U10-1</td></tr> </table> <p>This field specifies the Auxiliary surface pitch in (#Tiles-1)</p> <p>Auxiliary surface parameters in the Surface State is only meant for Multisampling Control Surface.</p> <p>This field should be programmed when Multisampling is enabled. In all other cases HW will ignore this value.</p> <table border="1" style="margin-top: 10px; width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: center; padding: 2px;">Value</th><th style="background-color: #d9e1f2; text-align: center; padding: 2px;">Name</th><th style="background-color: #d9e1f2; text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,1023]</td><td style="padding: 2px;"></td><td style="padding: 2px;">[1 Tile, 1024 Tiles]</td></tr> </tbody> </table>	Exists If:	([Surface Format] != 'PLANAR')	Format:	U10-1	Value	Name	Description	[0,1023]		[1 Tile, 1024 Tiles]
Exists If:	([Surface Format] != 'PLANAR')											
Format:	U10-1											
Value	Name	Description										
[0,1023]		[1 Tile, 1024 Tiles]										
	2:0	<p>Auxiliary Surface Mode</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">([Surface Format] != 'PLANAR')</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U3</td></tr> </table> <p>Specifies what type of surface the Auxiliary surface is. The Auxiliary surface has its own base address and pitch, but otherwise shares or overrides other fields set for the primary surface, detailed in the programming notes below.</p>	Exists If:	([Surface Format] != 'PLANAR')	Format:	U3						
Exists If:	([Surface Format] != 'PLANAR')											
Format:	U3											

RENDER_SURFACE_STATE

Value	Name	Description
0h	AUX_NONE	No Auxiliary surface is used
1h	AUX_CCS_D	To be programmed only for Procedural Texture (PT). This mode is not valid for Render Targets.
2h	AUX_APPEND	The Auxiliary surface is an append buffer
3h	Reserved	
4h	AUX_MCS_LCE	<ul style="list-style-type: none"> [] Enables lossless compression on the top of MSAA compression for RTs with Number of Multisamples not equal to MULTISAMPLECOUNT_1. CCS is tiling format is linear. MCS tiling format is always Tile4
5h	AUX_CCS_E	<p>If Number of multisamples = 1, programming this value means lossless compression is enabled for that surface. Auxiliary surface is a CCS with linear tiling.</p> <p>AUX_CCS_E cannot be programmed for Procedural Texture surfaces</p> <p>If Number of multisamples > 1, programming this value means MSAA compression is enabled for that surface. Auxiliary surface is MSC with tile y.</p>
6h	Reserved	
7h	Reserved	

Programming Notes

The CCS surface shares **Depth**, **Surface Type**, **Surface Array**, **Surface Min LOD**, **MIP Count / LOD**, **Surface Object Control State**, **Resource Min LOD**, and **Minimum Array Element** with the primary surface. **X & Y Offset** are set to zero for the purpose of accessing the Auxiliary surface. CCS Height and Width are scaled.

CCS is always linear.

MCS is always tile4.

CCS surfaces are linear with an implied **Tile Mode** of Linear regardless of the Tiling of the primary surface. Mip Tail Start is also not supported for Auxiliary surfaces.

The CCS Auxiliary surface for **Number of Multisamples** > 1 uses **Surface Horizontal Alignment** of 16 and **Surface Vertical Alignment** of 4 regardless of the primary surface's values for these fields.

If **Number of Multisamples** is MULTISAMPLECOUNT_1, AUX_CCS_E setting is only allowed if **Surface Format** is supported for Render Target Compression. This setting enables render target compression.

If **Number of Multisamples** is MULTISAMPLECOUNT_1, value of AUX_CCS_E is only allowed if **Surface Format** is supported for Render Target Compression.

If **Number of Multisamples** is other than MULTISAMPLECOUNT_1, value of AUX_MCS_LCE is only allowed if **Surface Format** is supported for Render Target Compression.

If **Number of Multisamples** is MULTISAMPLECOUNT_1, and if **Tile Mode** is Tile64, then if CCS tile is NULL, Render Target Tiles represented by that CCS tile are assumed to be NULL by HW.

RENDER_SURFACE_STATE

		When Number of Multisamples > 1, and when MSAA compression is disabled, there is no way to enable lossless compression.																																																																														
		SW can enable lossless compression for MSRTs, by setting this the field to AUX_MCS_LCE for Render Targets with Number of Multisamples not equal to MULTISAMPLECOUNT_1. This value can not be programmed when Number of Multisamples equal to MULTISAMPLECOUNT_1.																																																																														
		Programming AUX_CCS_D is not allowed for all surfaces EXCEPT Procedural Texture (PT).																																																																														
		For an 8 bpp surface with NUM_MULTISAMPLES = 1, Surface Width not multiple of 64 pixels and more than 1 mip level in the view, Fast Clear is not supported when AUX_CCS_E is set in this field.																																																																														
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>ValidValue</th> <th>Value</th> <th>Description</th> <th>Msaa Mode</th> <th>CCS Aux Present</th> <th>Color Compression Enabled</th> <th>MCS Pres</th> <th></th> <th></th> </tr> </thead> <tbody> <tr> <td>AUX_NONE</td> <td>0</td> <td>No Auxiliary surface is used</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>AUX_CCS_D</td> <td>1</td> <td>To be programmed only for Procedural Texture (PT). This mode is not valid for Render Targets.</td> <td>NA</td> <td>True</td> <td>False</td> <td></td> <td></td> <td>False</td> </tr> <tr> <td>AUX_APPEND</td> <td>2</td> <td>The Auxiliary surface is an append buffer</td> <td>NA</td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> </tr> <tr> <td>RESERVED</td> <td>3</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> </tr> <tr> <td>AUX_MCS_LCE</td> <td>4</td> <td>Enables lossless compression on the top of MSAA compression for RTs with Number of Multisamples not equal to MULTISAMPLECOUNT_1.</td> <td>nX</td> <td>True</td> <td>True</td> <td></td> <td></td> <td>True</td> </tr> <tr> <td>AUX_CCS_E</td> <td>5</td> <td>If Number of multisamples = 1, programming this value means lossless compression is enabled for that surface. Auxiliary surface is a CCS with linear tiling.</td> <td>1X</td> <td>True</td> <td>True</td> <td></td> <td></td> <td>False</td> </tr> <tr> <td>AUX_CCS_E</td> <td>5</td> <td>If Number of multisamples > 1, programming this value means MSAA compression is enabled for that surface. Auxiliary surface is MSC with tile y.</td> <td>nX</td> <td>False</td> <td>False</td> <td></td> <td></td> <td>True</td> </tr> </tbody> </table>							ValidValue	Value	Description	Msaa Mode	CCS Aux Present	Color Compression Enabled	MCS Pres			AUX_NONE	0	No Auxiliary surface is used							AUX_CCS_D	1	To be programmed only for Procedural Texture (PT). This mode is not valid for Render Targets.	NA	True	False			False	AUX_APPEND	2	The Auxiliary surface is an append buffer	NA	-	-			-	RESERVED	3	-	-	-	-			-	AUX_MCS_LCE	4	Enables lossless compression on the top of MSAA compression for RTs with Number of Multisamples not equal to MULTISAMPLECOUNT_1.	nX	True	True			True	AUX_CCS_E	5	If Number of multisamples = 1, programming this value means lossless compression is enabled for that surface. Auxiliary surface is a CCS with linear tiling.	1X	True	True			False	AUX_CCS_E	5	If Number of multisamples > 1, programming this value means MSAA compression is enabled for that surface. Auxiliary surface is MSC with tile y.	nX	False	False			True
ValidValue	Value	Description	Msaa Mode	CCS Aux Present	Color Compression Enabled	MCS Pres																																																																										
AUX_NONE	0	No Auxiliary surface is used																																																																														
AUX_CCS_D	1	To be programmed only for Procedural Texture (PT). This mode is not valid for Render Targets.	NA	True	False			False																																																																								
AUX_APPEND	2	The Auxiliary surface is an append buffer	NA	-	-			-																																																																								
RESERVED	3	-	-	-	-			-																																																																								
AUX_MCS_LCE	4	Enables lossless compression on the top of MSAA compression for RTs with Number of Multisamples not equal to MULTISAMPLECOUNT_1.	nX	True	True			True																																																																								
AUX_CCS_E	5	If Number of multisamples = 1, programming this value means lossless compression is enabled for that surface. Auxiliary surface is a CCS with linear tiling.	1X	True	True			False																																																																								
AUX_CCS_E	5	If Number of multisamples > 1, programming this value means MSAA compression is enabled for that surface. Auxiliary surface is MSC with tile y.	nX	False	False			True																																																																								
		*nX = 2x, 4x, 8x, 16x																																																																														

7	31	Memory Compression Mode
		Default Value: 0 Horizontal
		Description
MBZ: Only Horizontal mode is supported.		
31	Memory Compression Type	Controls the lossless compression type: 3D vs Media, when the Auxiliary Surface Mode is

RENDER_SURFACE_STATE																																											
		programmed to AUX_CCS_NONE																																									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>MEDIA_COMPRESSION [Default]</td></tr> <tr> <td>1</td><td>3D_COMPRESSION</td></tr> </tbody> </table>					Value	Name	0	MEDIA_COMPRESSION [Default]	1	3D_COMPRESSION																															
Value	Name																																										
0	MEDIA_COMPRESSION [Default]																																										
1	3D_COMPRESSION																																										
	30	Memory Compression Enable																																									
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>					Format:	Enable																																			
Format:	Enable																																										
		This surface may contain compressed or compressible pixels. Memory compression will be attempted for writes to this surface. Reads from this surface will check for compressed data.																																									
		<table border="1"> <tr> <th colspan="6">Programming Notes</th></tr> <tr> <td colspan="6">Please refer to vol1a Memory Data Formats chapter section Media Memory Compression for more details, including format restrictions.</td></tr> </table>					Programming Notes						Please refer to vol1a Memory Data Formats chapter section Media Memory Compression for more details, including format restrictions.																														
Programming Notes																																											
Please refer to vol1a Memory Data Formats chapter section Media Memory Compression for more details, including format restrictions.																																											
		Media compression is not supported for SURFTYPE_3D with Tile Mode = TileS(64)																																									
		Overall Compression status for Sampler is determined based on 4 signals: Auxiliary Surface Mode, Decompress in L3, Memory Compression Enable, Memory Compression Type																																									
		<table border="1"> <thead> <tr> <th>Operation</th><th>Auxiliary Surface Mode</th><th>Decompress in L3</th><th>Memory Compression Enable</th><th>Memory Compression Type</th><th>Notes</th></tr> </thead> <tbody> <tr> <td>Compression Disabled</td><td>AUX_CCS_NONE / AUX_CCS_D/AUX_CCS_APPEND</td><td>ignored</td><td>0</td><td>ignored</td><td>Compression is off for AMFS and Append Bu</td></tr> <tr> <td>3D Compression, compressed in L3</td><td>AUX_CCS_E/CCS_LCE</td><td>0</td><td>ignored</td><td>ignored</td><td>Normal 3D lossless Compression with Auxilia</td></tr> <tr> <td>3D Compression, un-compressed in L3</td><td>AUX_CCS_E/CCS_LCE</td><td>1</td><td>ignored</td><td>ignored</td><td>Alternative 3D lossless Compression bypassi</td></tr> <tr> <td>3D Compression, un-compressed in L3</td><td>AUX_CCS_NONE</td><td>1</td><td>1</td><td>1</td><td>Planar Surface with 3D lossless Compression decompressor</td></tr> <tr> <td>Media Compression, un-compressed in L3</td><td>AUX_CCS_NONE</td><td>1</td><td>1</td><td>0</td><td>Normal Media compression, bypasses GADS</td></tr> </tbody> </table>						Operation	Auxiliary Surface Mode	Decompress in L3	Memory Compression Enable	Memory Compression Type	Notes	Compression Disabled	AUX_CCS_NONE / AUX_CCS_D/AUX_CCS_APPEND	ignored	0	ignored	Compression is off for AMFS and Append Bu	3D Compression, compressed in L3	AUX_CCS_E/CCS_LCE	0	ignored	ignored	Normal 3D lossless Compression with Auxilia	3D Compression, un-compressed in L3	AUX_CCS_E/CCS_LCE	1	ignored	ignored	Alternative 3D lossless Compression bypassi	3D Compression, un-compressed in L3	AUX_CCS_NONE	1	1	1	Planar Surface with 3D lossless Compression decompressor	Media Compression, un-compressed in L3	AUX_CCS_NONE	1	1	0	Normal Media compression, bypasses GADS
Operation	Auxiliary Surface Mode	Decompress in L3	Memory Compression Enable	Memory Compression Type	Notes																																						
Compression Disabled	AUX_CCS_NONE / AUX_CCS_D/AUX_CCS_APPEND	ignored	0	ignored	Compression is off for AMFS and Append Bu																																						
3D Compression, compressed in L3	AUX_CCS_E/CCS_LCE	0	ignored	ignored	Normal 3D lossless Compression with Auxilia																																						
3D Compression, un-compressed in L3	AUX_CCS_E/CCS_LCE	1	ignored	ignored	Alternative 3D lossless Compression bypassi																																						
3D Compression, un-compressed in L3	AUX_CCS_NONE	1	1	1	Planar Surface with 3D lossless Compression decompressor																																						
Media Compression, un-compressed in L3	AUX_CCS_NONE	1	1	0	Normal Media compression, bypasses GADS																																						
	29:28	Reserved																																									
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>					Access:	RO	Format:	MBZ																																	
Access:	RO																																										
Format:	MBZ																																										
	27:25	Shader Channel Select Red																																									
		<table border="1"> <tr> <td>Format:</td><td>Shader Channel Select</td></tr> </table>					Format:	Shader Channel Select																																			
Format:	Shader Channel Select																																										
		Specifies which surface channel is read or written in the Red shader channel.																																									
		<table border="1"> <tr> <th colspan="6">Programming Notes</th></tr> </table>					Programming Notes																																				
Programming Notes																																											

RENDER_SURFACE_STATE

	<p>For reads, the Shader Channel Select defines which surface channel is filled into the shader channel. If the Shader Channel Select is SCS_ZERO or SCS_ONE, then the shader channel takes on that fixed value, regardless of the surface channel's presence or value. Otherwise, if the Shader Channel Select is SCS_RED, SCS_GREEN, SCS_BLUE or SCS_ALPHA, then that surface channel is read into this shader channel. If the same Surface Channel Select appears for multiple shader channels, then that surface channel is replicated in each of those shader channels. If a Shader Channel Select is specified that is not present in the surface format, the value filled into the shader channel is undefined. Programs should always use SCS_ZERO or SCS_ONE for missing surface channels.</p>
	<p>For writes, the Shader Channel Select defines which surface channel is written from the shader channel. If the Shader Channel Select is not present in the surface format or is SCS_ZERO or SCS_ONE, then the shader channel is not written to the surface. Otherwise, if the Shader Channel Select is SCS_RED, SCS_GREEN, SCS_BLUE or SCS_ALPHA, the shader channel is written to that surface channel. If more than one Shader Channel Select is set to the same surface channel, only the first shader channel in RGBA order will be written the surface channel, and subsequent shader channels with that Shader Channel Select are not written to the surface. If any surface channels are present but not specified by the Shader Channel Select, those surface channels are undefined (and might be written to zero). Programs should always specify the Shader Channel Select to cover all present surface channels.</p>
	<p>Each Shader Channel Select must be set to the same surface channel (R = SCS_RED, G = SCS_GREEN, B = SCS_BLUE, A = SCS_ALPHA) if the surface is accessed via the sampler's sample_unorm* or sample_8x8 messages.</p>
	<p>The Shader Channel Select fields do not affect the following sampling engine message types: resinfo, sampleinfo, LOD, and Id_mcs. These messages behave as if each Shader Channel Select is set to the same color surface channel.</p>
	<p>For the sampling engine <i>gather4*</i> messages, the Gather4 Source Channel Select field in the message header defines which channel's Shader Channel Select is used to select the surface channel to be sampled. Other Shader Channel Select fields are ignored.</p>
	<p>For the sampling engine <i>sample*_c</i> and <i>gather4*_c</i> messages, the compare operation always occurs on the red channel from the surface regardless of the setting of the Shader Channel Select fields.</p>
	<p>Restriction</p>

RENDER_SURFACE_STATE

	<p>For all Render Target and HDC messages, the Surface Channel Select is restricted to a subset of combinations that ensures, when reading the surface and then writing that value under the same Surface Channel Select, the identical value is put in memory. Any combination of Surface Channel Selects and channel surface format that do not guarantee this isomorphic property are not supported and may produce undefined results.</p> <p>The isomorphism property is guaranteed by these restrictions:</p> <p>When the channel (R, G, B, A) is present in the surface format, then that channel (SCS_RED, SCS_GREEN, SCS_BLUE, SCS_ALPHA) is present exactly once in the 4 Surface Channel Selects (Red, Green, Blue, Alpha).</p> <p>For channels not present in the surface format, the corresponding Surface Channel Select is either SCS_ZERO or SCS_ONE.</p> <p>The Surface Channel Select for present channels either preserves or swaps the order of the surface channels. This guarantees $\text{write_swizzled}(\text{read_swizzled}(x)) = x$.</p> <p>Render Target messages do not support swapping of colors with alpha. The Red, Green, or Blue Shader Channel Selects do not support SCS_ALPHA. The Shader Channel Select Alpha does not support SCS_RED, SCS_GREEN, or SCS_BLUE.</p>				
24:22	<p>Shader Channel Select Green</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Shader Channel Select</td> </tr> </table> <p>See Shader Channel Select Red for details.</p>	Format:	Shader Channel Select		
Format:	Shader Channel Select				
21:19	<p>Shader Channel Select Blue</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Shader Channel Select</td> </tr> </table> <p>See Shader Channel Select Red for details.</p>	Format:	Shader Channel Select		
Format:	Shader Channel Select				
18:16	<p>Shader Channel Select Alpha</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Shader Channel Select</td> </tr> </table> <p>See Shader Channel Select Red for details.</p> <p style="text-align: center;">Programming Notes</p> <p>For Render Target, this field MUST be programmed to value = SCS_ALPHA.</p>	Format:	Shader Channel Select		
Format:	Shader Channel Select				
15:14	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
13:12	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
11:0	<p>Resource Min LOD</p>				

RENDER_SURFACE_STATE

		<h2 style="text-align: center;">RENDER_SURFACE_STATE</h2> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U4.8</td></tr> </table> <p>For Sampling Engine Surfaces: This field indicates the most detailed LOD that is present in the resource underlying the surface. Refer to the "LOD Computation Pseudocode" section for the use of this field.</p> <p>For Other Surfaces: This field is ignored.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="padding: 2px; text-align: center;">Value</th><th style="padding: 2px; text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px; text-align: center;">[0,14]</td><td style="padding: 2px;"></td></tr> </tbody> </table>	Format:	U4.8	Value	Name	[0,14]					
Format:	U4.8											
Value	Name											
[0,14]												
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="padding: 2px; text-align: center;">Programming Notes</td></tr> <tr> <td colspan="2" style="padding: 2px;">This field must be zero if the ChromaKey Enable is enabled in the associated sampler.</td></tr> </table>	Programming Notes		This field must be zero if the ChromaKey Enable is enabled in the associated sampler.							
Programming Notes												
This field must be zero if the ChromaKey Enable is enabled in the associated sampler.												
8..9	63:0	<p>Surface Base Address</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">GA63_0</td></tr> </table> <p>Specifies the byte-aligned base address of the surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="padding: 2px; text-align: center;">Programming Notes</td></tr> </table> <p>For SURFTYPE_BUFFER render targets, this field specifies the base address of first element of the surface. The surface is interpreted as a simple array of that single element type. The address must be naturally-aligned to the element size (e.g., a buffer containing R32G32B32A32_FLOAT elements must be 16-byte aligned).</p> <p>For SURFTYPE_BUFFER non-rendertarget surfaces, this field specifies the base address of the first element of the surface, computed in software by adding the surface base address to the byte offset of the element in the buffer. The base address must be aligned to element size.</p> <p>Linear depth buffer surface base addresses must be 64-byte aligned. Note that while render targets (color) can be SURFTYPE_BUFFER, depth buffers cannot.</p> <p>Mipmapped surfaces are stored in a "monolithic" (fixed) format, and only require a single address for the base MIP. All other MIPs are positioned relative to the base MIP.</p> <p>The Base Address for linear (non-tiled) render target surfaces and surfaces accessed with the typed surface read/write data port messages must be element-size aligned for Non-YUV surface formats, or a multiple of 2 element-sizes for YUV surface formats.</p> <p>Other linear (non-tiled) surfaces have no alignment requirements (byte alignment is sufficient).</p> <p>For tiled surfaces, the actual start of the surface can be offset from the Surface Base Address by the X Offset and Y Offset fields. Tiles are inherently page-aligned (4K or 64K).</p> <p>Certain message types used to access surfaces have more stringent alignment requirements. Please refer to the specific data-port message documentation for additional restrictions.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="padding: 2px;">Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.</td></tr> <tr> <td colspan="2" style="padding: 2px;">Tiled surface base addresses must be tile aligned (64KB for Tile64, 4KB for Tile4 and TileX).</td></tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="padding: 2px; text-align: center;">Restriction</td></tr> </table> <p>The base address of SURFTYPE_SCRATCH must be 64-byte aligned.</p>	Format:	GA63_0	Programming Notes		Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.		Tiled surface base addresses must be tile aligned (64KB for Tile64, 4KB for Tile4 and TileX).		Restriction	
Format:	GA63_0											
Programming Notes												
Tiled surface base addresses must be 4KB-aligned. Note that only the offsets from Surface Base Address are tiled, Surface Base Address itself is not transformed using the tiling algorithm.												
Tiled surface base addresses must be tile aligned (64KB for Tile64, 4KB for Tile4 and TileX).												
Restriction												

RENDER_SURFACE_STATE

10..11	63:12	Auxiliary Surface Base Address		
		<table border="1"> <tr> <td>Exists If:</td><td>([Surface Format] != 'PLANAR') AND [Memory Compression Enable] == 0</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[63:12]</td></tr> </table> <p>Specifies the 4kbyte-aligned base address of the Auxiliary surface associated with the primary surface specified in other SURFACE_STATE fields.</p>	Exists If:	([Surface Format] != 'PLANAR') AND [Memory Compression Enable] == 0
Exists If:	([Surface Format] != 'PLANAR') AND [Memory Compression Enable] == 0			
Format:	GraphicsAddress[63:12]			
61:48	X Offset for V Plane			
	<table border="1"> <tr> <td>Exists If:</td><td>([Surface Format] == 'PLANAR')</td></tr> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V plane.</p>	Exists If:	([Surface Format] == 'PLANAR')	Format:
Exists If:	([Surface Format] == 'PLANAR')			
Format:	U14			
<p style="text-align: center;">Programming Notes</p> <p>This field must be a multiple of 4 (bits 1:0 MBZ).</p> <p>If Tile Mode is programmed to Tile64, this field must be a multiple of the tile width in pixels.</p> <p>This field is ignored if Separate UV Plane Enable is disabled.</p>				
45:32	Y Offset for V Plane			
		<table border="1"> <tr> <td>Exists If:</td><td>([Surface Format] == 'PLANAR')</td></tr> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V plane.</p>	Exists If:	([Surface Format] == 'PLANAR')
Exists If:	([Surface Format] == 'PLANAR')			
Format:	U14			
<p style="text-align: center;">Programming Notes</p> <p>For surfaces where Surface Format = PLANAR* and Separate UV Plane is Enabled, the Y Offset must be programmed in multiples of half-rows. For example, for a surface where Y is physically followed by U and then V in memory, the Y Offset to V plane would be (2*Y-Height+ U-Height). For all other PLANAR YUV formats this is programmed in multiples of full rows (e.g Y-Height + U-Height).</p>				
<p>For all format besides PLANAR_420_* This field must be a multiple of 4 (bits 1:0 MBZ). For formats PLANAR_420_* this field must be multiple of 4 if U plane is the first chroma plane after the Y (luma) plane. It can be a multiple of 2 if it is the second chroma plane. For formats PLANAR_420_* when this field is not a multiple of 4 the Out-of-Bounds Suppression check must be disabled to avoid false out of bound detection.</p>				
<p>If Tile Mode is programmed to Tile64 this field must be a multiple of the tile height in rows.</p> <p>This field is ignored if Separate UV Plane Enable is disabled.</p>				
11	Procedural Texture			
	Description			

RENDER_SURFACE_STATE

		<p>This bit, when set, indicates that the associated surface is a procedural texture which is used for AMFS.</p> <p>This bit can be ENABLED for the following surface types: SURFTYPE_2D arrayed / non-arrayed, SURFTYPE_3D non-arrayed, SURFTYPE_CUBE arrayed/ non arrayed, and surftype = NULL. This bit can be set for the pixel formats that are supported has typed UAVs as per the DX spec. Therefore, writes from only HDC are supported to Procedural Textures.</p> <p>This bit cannot be ENABLED for the following surface types: SURFTYPE_3D arrayed, SURFTYPE_BUFFER</p> <p>This bit cannot be ENABLED for SURFTYPE_SCRATCH.</p>													
		<p style="text-align: center;">Programming Notes</p> <p>This bit cannot be set when surface walk (tiling mode) is legacy Y</p> <p>This bit cannot be set when Tiled Resource Mode = TileYS and LOD >= MIP tail LOD</p>													
10	Clear Value Address Enable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">Enable</td> </tr> <tr> <td colspan="2" style="padding: 2px;">This field enables HW Managed Clear Value Layout for the Surface State. If this bit is enabled, Clear Value Address is present instead of explicit clear values.</td> </tr> <tr> <th style="background-color: #e0e0ff; padding: 2px;">Value</th><th style="background-color: #e0e0ff; padding: 2px;">Name</th><th style="background-color: #e0e0ff; padding: 2px;">Description</th></tr> <tr> <td style="padding: 2px;">0h</td><td style="padding: 2px;">Disable [Default]</td><td style="padding: 2px;">Clear values are present in the surface state explicitly.</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;">Enable</td><td style="padding: 2px;">Clear value Address is present instead of explicit clear values.</td></tr> </table> <p style="text-align: center;">Programming Notes</p> <p>Clear values can only be enabled for sampled surface formats which are supported for clear in the Pixel Data Port. See Render Target Surfaces section of Pixel Data Port for a list of surface types supported.</p> <p>This bit has to be programmed to 1 if clear buffer is attached to the surface or if AUX_MODE is AUX_CCS_E. No support for explicit clear values. Only hw managed clear values are supported.</p>	Format:	Enable	This field enables HW Managed Clear Value Layout for the Surface State. If this bit is enabled, Clear Value Address is present instead of explicit clear values.		Value	Name	Description	0h	Disable [Default]	Clear values are present in the surface state explicitly.	1h	Enable	Clear value Address is present instead of explicit clear values.
Format:	Enable														
This field enables HW Managed Clear Value Layout for the Surface State. If this bit is enabled, Clear Value Address is present instead of explicit clear values.															
Value	Name	Description													
0h	Disable [Default]	Clear values are present in the surface state explicitly.													
1h	Enable	Clear value Address is present instead of explicit clear values.													
9:5	Quilt Height	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U5</td> </tr> <tr> <td colspan="2" style="padding: 2px;">This field specifies the height of a quilted texture in units of quilt slices. Refer to the section on Quilted Textures for more details.</td> </tr> <tr> <th style="background-color: #e0e0ff; padding: 2px;">Value</th><th style="background-color: #e0e0ff; padding: 2px;">Name</th><th style="background-color: #e0e0ff; padding: 2px;">Description</th></tr> <tr> <td style="padding: 2px;">[0,31]</td><td style="padding: 2px;"></td><td style="padding: 2px;">representing height of quilt - 1 (y/v dimension)</td></tr> </table> <p style="text-align: center;">Programming Notes</p>	Format:	U5	This field specifies the height of a quilted texture in units of quilt slices. Refer to the section on Quilted Textures for more details.		Value	Name	Description	[0,31]		representing height of quilt - 1 (y/v dimension)			
Format:	U5														
This field specifies the height of a quilted texture in units of quilt slices. Refer to the section on Quilted Textures for more details.															
Value	Name	Description													
[0,31]		representing height of quilt - 1 (y/v dimension)													

RENDER_SURFACE_STATE

		<p>Programming Notes</p> <p>Only power-of-2 Quilt Height and Quilt Width values are allowed: (1,2,4,8,16,32) mapping to (0,1,3,7,15,31) values in the fields.</p> <p>A surface is defined as a quilted texture if either Quilt Height or Quilt Width is nonzero (actual field value, not the incremented value).</p> <p>A quilted texture</p> <p>is only supported by the sampling engine (other shared functions will ignore the Quilt Width and Quilt Height field, behaving as if they are set to zero).</p> <p>must have a Surface Type of SURFTYPE_2D.</p> <p>must have Number of Multisamples set to NUMSAMPLES_1.</p> <p>must have Vertical Line Stride set to 0.</p> <p>must have Auxiliary Surface Mode set to AUX_NONE.</p> <p>Depth indicates the array dimension of the quilted texture if Surface Array is enabled. The valid range of Depth is [0, 2048 / (QuiltWidth * QuiltHeight) - 1], i.e. the total number of underlying array slices including quilt slices cannot exceed 2048.</p> <p>cannot be accessed with any Id* message type or using a sampler with the Non-Normalized Coordinate Enable field enabled.</p>								
		Quilted surfaces are not supported and this field must be programmed to 0h								
4:0		<p>Quilt Width</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U5</td> </tr> </table> <p>This field specifies the width of a quilted texture in units of quilt slices. Refer to the section on Quilted Textures for more details.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">Value</th> <th style="width: 15%;">Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,31]</td> <td style="padding: 2px;"></td> <td style="padding: 2px;">representing width of quilt - 1 (x/u dimension)</td> </tr> </tbody> </table>	Format:	U5	Value	Name	Description	[0,31]		representing width of quilt - 1 (x/u dimension)
Format:	U5									
Value	Name	Description								
[0,31]		representing width of quilt - 1 (x/u dimension)								
		<p>Programming Notes</p> <p>Quilted surfaces are not supported and this field must be programmed to 0h</p>								
12	31:6	<p>Clear Address Low</p> <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">GraphicsAddress[31:6]</td> </tr> </table> <table border="1" style="width: 100%; border-top: none;"> <tr> <th style="background-color: #e0e0ff; text-align: center; padding: 2px;">Description</th> </tr> </table>	Format:	GraphicsAddress[31:6]	Description					
Format:	GraphicsAddress[31:6]									
Description										

RENDER_SURFACE_STATE

		<p>For Sampling Engine Surfaces and Render Targets: Specifies the lower bits of Graphics Address where clear value is stored in. The memory layout of the clear color pointed to by this address is a value stored in the lower-order bytes of a 64-byte cache-line. The clear color will be formatted as 32-bit IEEE Floating-point per channel, 32-bit UINT per channel, 32-bit SINT per channel, or SRGB depending on the surface type (e.g. R32G32B32A32_UINT surfaces assume use 32-bit UINT for clear color). 3D Sampler will always fetch clear color from the location 16-bytes above this address, where the clear color, converted to native surface format, will be stored.</p> <p>For Sampling Engine Surfaces and Render Targets with Depth Surfaces: Specifies the lower bits of Graphics Address where the depth clear value is stored. The memory format is IEEE 32 bit float. The numeric range is required to match the numeric range limitations of 3DSTATE_CLEAR_PARAMS:Depth Clear Value. 3D Sampler will always fetch clear depth from the location 16-bytes above this address, where the clear depth, converted to native surface format by software, will be stored.</p> <p>For D24X8 depth surfaces (R24_UNORM_X8_TYPELESS), the format of the data at this location shall be UNORM24_X8 rather than a 32-bit format.</p>				
	5	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	4:0	<p>Reserved</p>				
13	31	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	30:16	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	<p>Clear Address High</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:32]</td> </tr> </table> <p>For Sampling Engine Surfaces and Render Targets with Auxiliary Surface Mode set to AUX_CCS: Specifies the higher bits of Graphics Address where clear value is stored from RGBA (R in the LSB and A in the MSB - in that order)</p> <p>For Depth Surfaces: Specifies the higher bits of Graphics Address.</p>	Format:	GraphicsAddress[47:32]		
Format:	GraphicsAddress[47:32]					
14	31:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15	31:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Render Data Port Message Types

MT_DP_RT - Render Data Port Message Types													
DWord	Bit	Description											
0	4	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
3:0	Message Type Specifies type of message <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0Ch</td><td>MT_RTW [Default]</td><td>Render Target Write message</td></tr> <tr> <td>0Dh</td><td>MT_RTR</td><td>Render Target Read message</td></tr> <tr> <td>Others</td><td>Reserved</td><td>Ignored</td></tr> </tbody> </table>	Value	Name	Description	0Ch	MT_RTW [Default]	Render Target Write message	0Dh	MT_RTR	Render Target Read message	Others	Reserved	Ignored
Value	Name	Description											
0Ch	MT_RTW [Default]	Render Target Write message											
0Dh	MT_RTR	Render Target Read message											
Others	Reserved	Ignored											

Render Engine Interrupt Vector

RENDER_INTR_VEC - Render Engine Interrupt Vector						
DWord	Bit	Description				
0	15	Catastrophic Error This interrupt signals that a unrecoverable error during the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context				
	14	EU Restart Interrupt EU Restart Interrupt is generated by the GA fabric, and not by Render Command Streamer. GA routes this interrupt to GuC independently of Command Stream.				
	13	Context Stall Command streamer will generate a Context Stall interrupt when a high priority context gets stalled due to the other command streamer executing a normal priority or low priority context is "Run Alone" mode OR Command streamer will generate a Context Stall interrupt when a high priority context gets stalled while procuring run alone mode.				
	12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	CS Wait On Semaphore				
	10	Spare 10				
	9	CS TR Invalid Tile Detection				
	8	CS Context Switch Interrupt				
	7	Legacy Context Per Process Page Fault Interrupt This Fault interrupt is only delivered to the Host SW (not to GuC). Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy Page Fault. When Fault Repair Mode is enabled, Interrupt mask register value is not looked at to generate interrupt due to page fault. Please refer to vol1c "page fault support" section for more details. In Advanced (PRQ) Fault Interface is done through GUC interface.				
	6	CS Watchdog Counter Expired				
	5	Spare 5				
	4	CS PIPE_CONTROL Notify				
	3	CS Error Interrupt				
	2	Spare 2				
	1	Reserved				
	0	CS MI User Interrupt				

RenderTargetIndex Message Header Control

MHC_RT RTI - Render Target Index Message Header Control						
DWord	Bit	Description				
0	31:3	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
2:0	RenderTarget Index <table border="1"> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Specifies the render target index that will be used to select blend state from BLEND_STATE.</p>	Format:	U3			
Format:	U3					

RenderTarget Message Header

MH_RT - Render Target Message Header			
DWord	Bit	Description	
0.0-0.0	31:0	RenderTarget Controls 0	
		Format:	MHC_RT_C0
		Specifies controls for Render Target Write and Read messages.	
0.1-0.1	31:0	Color Calculator State Pointer	
		Format:	MHC_RT_CCSP
		For Render Target Write message, specifies the HWORD-aligned GeneralStateOffset for Color State. Ignored by Render Target Read message.	
0.2-0.2	31:0	RenderTarget Index	
		Format:	MHC_RT_RTI
		For Render Target Write message, specifies the render target index used to select blend state from BLEND_STATE. Ignored by Render Target Read message.	
0.3-0.4	63:0	Reserved	
		Access:	RO
		Format:	MBZ
0.5-0.5	31:0	Color Code	
		Format:	MHC_RT_CC
		Hardware uses to track synchronizing events and free resources on thread completion.	
0.6-0.7	63:0	Reserved	
		Access:	RO
		Format:	MBZ
1.0-1.0	31:0	Reserved	
		Access:	RO
		Format:	MBZ
1.1-1.1	31:0	Poly 0	
		Format:	MHC_RT_POLY
		Poly Information	
1.2-1.2	31:0	Subspan 0	
		Format:	MHC_RT_SUBSPAN
		Upper left corner of subspan 0	
1.3-1.3	31:0	Subspan 1	
		Format:	MHC_RT_SUBSPAN
		Upper left corner of subspan 1	

MH_RT - Render Target Message Header			
1.4-1.4	31:0	Subspan 2	
Format: MHC_RT_SUBSPAN Upper left corner of subspan 2			
1.5-1.5	31:0	Subspan 3	
Format: MHC_RT_SUBSPAN Upper left corner of subspan 3			
1.6-1.6	31:0	Poly 1	
Format: MHC_RT_POLY Poly Information for second poly when dual-SIMD8 dispatch			
1.7-1.7	31:0	Pixel Sample Enables	
Format: MHC_RT_PSM Pixel Sample Enables			

RenderTarget Message Header Control

MHC_RT_C0 - Render Target Message Header Control						
DWord	Bit	Description				
0	31:15	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	14	<p>Stencil Present to Render Target</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>For Render Target Write message, indicates that computed stencil is included in the message. Must be zero for Render Target Read message.</p>	Format:	Enable		
Format:	Enable					
	13	<p>Source Depth Present to Render Target</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>For Render Target Write Message, indicates that source depth data is included in the message. Must be zero for Render Target Read message.</p>	Format:	Enable		
Format:	Enable					
	12	<p>oMask to Render Target</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>For Render Target Write message, indicates that oMask data is present in the message and is to be used to mask off samples. Must be zero for Render Target Read message.</p>	Format:	Enable		
Format:	Enable					
	11	<p>Source0 Alpha Present to Render Target</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>For Render Target Write message, indicates that Source0 Alpha (aka o0.a) data is included in RTWrite message. If present, these alpha values are used as inputs to AlphaTest and AlphaToCoverage functions. This is required to meet the API rules when writing to multiple render targets (MRTs). Must be zero for Render Target Read message.</p> <p>Programming Notes</p> <p>This bit should not be set when write to RT0, though sending and using redundant alpha will provide the correct results (at lower performance). This bit is not supported on Dual-Source Blend message types, as source0 alpha is already included in those messages. This bit is not supported on replicated data message types.</p>	Format:	Enable		
Format:	Enable					
	10	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	9:6	<p>Sample Index</p> <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>When pixel shader is dispatched in per-pixel mode with Per-Sample PS Enable bit set, this field indicates the index of a sample referenced by per-sample RT read or RT write messages. Range = [0, 15].</p>	Format:	U4		
Format:	U4					

MHC_RT_C0 - Render Target Message Header Control

5:0		Reserved	
		Access:	RO
		Format:	MBZ

RenderTarget Message Header Poly

MHC_RT_POLY - Render Target Message Header Poly													
DWord	Bit	Description											
0	31	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	30:27	Viewport Index <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>For Render Target Write message, specifies the index of the viewport currently being used. Range = [0,15] Ignored by Render Target Read message.</p>	Format:	U4									
Format:	U4												
	26:16	Render Target Array Index <table border="1"> <tr> <td>Format:</td><td>U11</td></tr> </table> <p>Specifies the array index to be used for the following surface types: SURFTYPE_1D: specifies the array index. Range = [0,511] SURFTYPE_2D: specifies the array index. Range = [0,511] SURFTYPE_3D: specifies the Z or R coordinate. Range = [0,2047] SURFTYPE_BUFFER: must be zero. SURFTYPE_CUBE: specifies the face identifier. Mapping (0,+x) (1,-x) (2,+y) (3,-y) (4,+z) (5,-z).</p> <p>Programming Notes</p> <p>The Render Target Array Index used by hardware for access to the Render Target is overridden with the Minimum Array Element defined in SURFACE_STATE if it is out of the range between Minimum Array Element and Depth. For cube surfaces, a depth value of 5 is used for this determination.</p>	Format:	U11									
Format:	U11												
	15	Front/Back Facing Polygon <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>Determines whether the polygon is front or back facing. Used by the render cache to determine which stencil test state to use.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Front facing</td><td>All</td></tr> <tr> <td>1h</td><td>Back facing</td><td>All</td></tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	Front facing	All	1h	Back facing	All
Format:	U1												
Value	Name	Description											
0h	Front facing	All											
1h	Back facing	All											
	14:9	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												
	8:6	Starting Sample Pair Index <table border="1"> <tr> <td>Format:</td><td>U3</td></tr> </table> <p>Indicates the index of the first sample pair of the dispatch. Range = [0,3]</p>	Format:	U3									
Format:	U3												
	5:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ							
Access:	RO												
Format:	MBZ												

Replicated Pixel Render Target Data Payload Register

MDPR_RGBA - Replicated Pixel Render Target Data Payload Register						
DWord	Bit	Description				
0	31:0	Red <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the value of all slots' red channel.</p>	Format:	U32		
Format:	U32					
1	31:0	Green <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the value of all slots' green channel.</p>	Format:	U32		
Format:	U32					
2	31:0	Blue <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the value of all slots' blue channel.</p>	Format:	U32		
Format:	U32					
3	31:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the value of all slots' alpha channel.</p>	Format:	U32		
Format:	U32					
4..7	127:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



Replicated SIMD16 Render Target Data Payload

MDP_RTW_16REP - Replicated SIMD16 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	RGBA Format: MDPR_RGBA RGBA for all slots [15:0]

Reversed SIMD Mode 2 Message Descriptor Control Field

MDC_SM2R - Reversed SIMD Mode 2 Message Descriptor Control Field															
DWord	Bit	Description													
0	0	SIMD Mode <table border="1"> <tr> <td>Format:</td> <td>Boolean</td> </tr> <tr> <td colspan="2">Specifies the SIMD mode of the message (number of slots processed)</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>00h</td><td>SIMD16</td><td>SIMD16</td></tr> <tr> <td>01h</td><td>SIMD8</td><td>SIMD8</td></tr> </table>	Format:	Boolean	Specifies the SIMD mode of the message (number of slots processed)		Value	Name	Description	00h	SIMD16	SIMD16	01h	SIMD8	SIMD8
Format:	Boolean														
Specifies the SIMD mode of the message (number of slots processed)															
Value	Name	Description													
00h	SIMD16	SIMD16													
01h	SIMD8	SIMD8													

SOA SIMD8 Render Target Data Payload

MDP_RTW_A8 - SOA SIMD8 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Source 0 Alpha</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Source 0 Alpha
Format:	MDP_DW SIMD8					
Slots [7:0]	Source 0 Alpha					
1.0-1.7	255:0	Red <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Red</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Red
Format:	MDP_DW SIMD8					
Slots [7:0]	Red					
2.0-2.7	255:0	Green <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Green</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Green
Format:	MDP_DW SIMD8					
Slots [7:0]	Green					
3.0-3.7	255:0	Blue <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Blue</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Blue
Format:	MDP_DW SIMD8					
Slots [7:0]	Blue					
4.0-4.7	255:0	Alpha <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Alpha</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Alpha
Format:	MDP_DW SIMD8					
Slots [7:0]	Alpha					

SOA SIMD16 Render Target Data Payload

MDP_RTW_A16 - SOA SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Source 0 Alpha	
Format:	MDP_DW SIMD8					
Slots [7:0] Source 0 Alpha						
1.0-1.7	255:0	Source 0 Alpha[15:7] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Source 0 Alpha	
Format:	MDP_DW SIMD8					
Slots [15:8] Source 0 Alpha						
2.0-2.7	255:0	Red[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Red	
Format:	MDP_DW SIMD8					
Slots [7:0] Red						
3.0-3.7	255:0	Red[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Red</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Red	
Format:	MDP_DW SIMD8					
Slots [15:8] Red						
4.0-4.7	255:0	Green[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Green	
Format:	MDP_DW SIMD8					
Slots [7:0] Green						
5.0-5.7	255:0	Green[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Green</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Green	
Format:	MDP_DW SIMD8					
Slots [15:8] Green						
6.0-6.7	255:0	Blue[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Blue</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Blue	
Format:	MDP_DW SIMD8					
Slots [7:0] Blue						



MDP_RTW_A16 - SOA SIMD16 Render Target Data Payload

7.0-7.7	255:0	Blue[15:8] Format: MDP_DW SIMD8 Slots [15:8] Blue
8.0-8.7	255:0	Alpha[7:0] Format: MDP_DW SIMD8 Slots [7:0] Alpha
9.0-9.7	255:0	Alpha[15:8] Format: MDP_DW SIMD8 Slots [15:8] Alpha

SAMPLER_BORDER_COLOR_STATE

SAMPLER_BORDER_COLOR_STATE								
Size (in bits):	128							
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000							
Description								
<p>The format of the border color depends on the format of the surface being sampled. If the map format is UINT, then the border color format is R32G32B32A32_UINT. If the map format is SINT, then the border color format is R32G32B32A32_SINT. Otherwise, the border color format is R32G32B32A32_FLOAT. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the red channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored. The format of this state depends on the Texture Border Color Mode field.</p>								
Programming Notes								
<p>The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated, and the state cache does not need to be invalidated.</p>								
DWord	Bit	Description						
0	31:0	Border Color Red <table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31
Format:	IEEE_FLOAT							
Format:	U32							
Format:	S31							
1	31:0	Border Color Green <table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31
Format:	IEEE_FLOAT							
Format:	U32							
Format:	S31							
2	31:0	Border Color Blue <table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31
Format:	IEEE_FLOAT							
Format:	U32							
Format:	S31							
3	31:0	Border Color Alpha <table border="1"> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>S31</td></tr> </table>	Format:	IEEE_FLOAT	Format:	U32	Format:	S31
Format:	IEEE_FLOAT							
Format:	U32							
Format:	S31							

SAMPLER_INDIRECT_STATE_BORDER_COLOR

SAMPLER_INDIRECT_STATE_BORDER_COLOR										
<table border="1"> <thead> <tr> <th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td colspan="3"> <p>This structure is a one version of the SAMPLER_INDIRECT_STATE structure, suitable for many needs. An instance of this structure is pointed to by the Indirect State Pointer field in SAMPLER_STATE. The format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the <i>red</i> channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.</p> </td></tr> </tbody> </table>			Description		<p>This structure is a one version of the SAMPLER_INDIRECT_STATE structure, suitable for many needs. An instance of this structure is pointed to by the Indirect State Pointer field in SAMPLER_STATE. The format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the <i>red</i> channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.</p>					
Description										
<p>This structure is a one version of the SAMPLER_INDIRECT_STATE structure, suitable for many needs. An instance of this structure is pointed to by the Indirect State Pointer field in SAMPLER_STATE. The format of the border color is R32G32B32A32_FLOAT, R32G32B32A32_SINT, or R32G32B32A32_UINT, depending on the surface format chosen. For surface formats with one or more channels missing, the value from the border color is not used for the missing channels, resulting in these channels resulting in the overall default value (0 for colors and 1 for alpha) regardless of whether border color is chosen. The surface formats with "L" and "I" have special behavior with respect to the border color. The border color value used for the replicated channels (RGB for "L" formats and RGBA for "I" formats) comes from the <i>red</i> channel of border color. In these cases, the green and blue channels, and also alpha for "I", of the border color are ignored.</p>										
<table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="2"> <ul style="list-style-type: none"> The conditions under which this color is used depend on the Surface Type- 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces. The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated. </td></tr> </tbody> </table>			Programming Notes		<ul style="list-style-type: none"> The conditions under which this color is used depend on the Surface Type- 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces. The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated. 					
Programming Notes										
<ul style="list-style-type: none"> The conditions under which this color is used depend on the Surface Type- 1D/2D/3D surfaces use the border color when the coordinates extend beyond the surface extent; cube surfaces use the border color for "empty" (disabled) faces. The border color itself is accessed through the texture cache hierarchy rather than the state cache hierarchy. Thus, if the border color is changed in memory, the texture cache must be invalidated and the state cache does not need to be invalidated. 										
DWord	Bit	Description								
0	31:0	Border Color Red as S31 <table border="1"> <tr> <td>Exists If:</td><td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td></tr> <tr> <td>Format:</td><td>S31</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	S31	Format:	U32	Format:	IEEE_FLOAT
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	S31									
Format:	U32									
Format:	IEEE_FLOAT									
1	31:0	Border Color Green As S31 <table border="1"> <tr> <td>Exists If:</td><td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td></tr> <tr> <td>Format:</td><td>S31</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	S31	Format:	U32	Format:	IEEE_FLOAT
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	S31									
Format:	U32									
Format:	IEEE_FLOAT									
2	31:0	Border Color Blue As S31 <table border="1"> <tr> <td>Exists If:</td><td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td></tr> <tr> <td>Format:</td><td>S31</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	S31	Format:	U32	Format:	IEEE_FLOAT
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	S31									
Format:	U32									
Format:	IEEE_FLOAT									

SAMPLER_INDIRECT_STATE_BORDER_COLOR										
3	31:0	<p>Border Color Alpha As S31</p> <table border="1"> <tr> <td>Exists If:</td><td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td></tr> <tr> <td>Format:</td><td>S31</td></tr> <tr> <td>Format:</td><td>U32</td></tr> <tr> <td>Format:</td><td>IEEE_FLOAT</td></tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	S31	Format:	U32	Format:	IEEE_FLOAT
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	S31									
Format:	U32									
Format:	IEEE_FLOAT									

SAMPLER_INDIRECT_STATE

SAMPLER_INDIRECT_STATE										
Size (in bits): 512										
DWord	Bit	Description								
0	31:0	<p>Border Color Red</p> <table border="1"> <tr> <td>Exists If:</td> <td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td> </tr> <tr> <td>Format:</td> <td>S31 (2's complement) for all SINT surface formats</td> </tr> <tr> <td>Format:</td> <td>U32 for all UINT surface formats</td> </tr> <tr> <td>Format:</td> <td>IEEE_FLOAT for all other surface formats</td> </tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	S31 (2's complement) for all SINT surface formats	Format:	U32 for all UINT surface formats	Format:	IEEE_FLOAT for all other surface formats
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	S31 (2's complement) for all SINT surface formats									
Format:	U32 for all UINT surface formats									
Format:	IEEE_FLOAT for all other surface formats									
1	31:0	<p>Border Color Green</p> <table border="1"> <tr> <td>Exists If:</td> <td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td> </tr> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	IEEE_FLOAT	Format:	S31	Format:	U32
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	IEEE_FLOAT									
Format:	S31									
Format:	U32									
2	31:0	<p>Border Color Blue</p> <table border="1"> <tr> <td>Exists If:</td> <td>//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'</td> </tr> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> <tr> <td>Format:</td> <td>S31</td> </tr> <tr> <td>Format:</td> <td>U32</td> </tr> </table>	Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'	Format:	IEEE_FLOAT	Format:	S31	Format:	U32
Exists If:	//Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'									
Format:	IEEE_FLOAT									
Format:	S31									
Format:	U32									

SAMPLER_INDIRECT_STATE

3	31:0	Border Color Alpha
		Exists If: //Structure[RENDER_SURFACE_STATE][Surface Format]Property[IsSigned]=='true'
		Format: IEEE_FLOAT
		Format: S31
		Format: U32
4..15	383:0	Reserved
		Access: RO
		Format: MBZ



SAMPLER_STATE_8x8_AVG

SAMPLER_STATE_8x8_AVs																	
0x00000000, 0x00000000																	
Description																	
ExistsIf = AVs																	
DWord	Bit	Description															
0..2	95:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
3	31:30	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																
	29:28	Enable 8-tap filter Adaptive Filtering (Mode = 11) ExistsIf: R10G10B10A2_UNORM R8G8B8A8_UNORM (AYUV also) R8B8G8A8_UNORM B8G8R8A8_UNORM R16G16B16A16 <i>Enable 8-tap Filtering on UV channel (Mode = 10) ExistsIf:</i> R16B16_UNORM, R16_UNORM Enable 8-tap Filtering on UV channel (Mode = 10) ExistsIf: R10G10B10A2_UNORMR8G8B8A8_UNORM (AYUV also)R8B8_UNORM (CrCb)R8_UNORMR8B8G8A8_UNORMB8G8R8A8_UNORMR16G16B16A16Y8_UNORM <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00b</td><td></td><td>4-tap filter is only done on all channels.</td></tr> <tr> <td>01b</td><td></td><td>Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.</td></tr> <tr> <td>10b</td><td></td><td>8-tap filter is done on all channels (UV-ch uses the Y-coefficients)</td></tr> <tr> <td>11b</td><td></td><td>Enable 8-tap Adaptive filter all channels (UV-ch uses the Y-coefficients).</td></tr> </tbody> </table>	Value	Name	Description	00b		4-tap filter is only done on all channels.	01b		Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.	10b		8-tap filter is done on all channels (UV-ch uses the Y-coefficients)	11b		Enable 8-tap Adaptive filter all channels (UV-ch uses the Y-coefficients).
Value	Name	Description															
00b		4-tap filter is only done on all channels.															
01b		Enable 8-tap Adaptive filter on G-channel. 4-tap filter on other channels.															
10b		8-tap filter is done on all channels (UV-ch uses the Y-coefficients)															
11b		Enable 8-tap Adaptive filter all channels (UV-ch uses the Y-coefficients).															
		Programming Notes For 00 and 10, are applicable for RGB surfaces only or surface without Y-ch. In case it is a YUV surface it will default to adaptive mode automatically which is 01 and 11 respectively. Alpha channel is always bi-linear filter irrespective of the above modes. Mode 01 and 00 are legacy support and are supported on all surface formats. When Mode is 10 and Surface format is Y8_UNORM, Bypass X/Y Adaptive Filtering must be 1, and Default Sharp Level must be 255															
	27:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ											
Access:	RO																
Format:	MBZ																

SAMPLER_STATE_8x8_AVs

4	31:12	Reserved							
		Access: RO							
		Format: MBZ							
11	Shuffle_OutputWriteback for sample_8x8								
		<table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Writeback same as Original Sample_8x8</td> </tr> <tr> <td>1</td> <td></td> <td>Writeback of Sample_8x8 Is Modified to Suite Sample_Unorm</td> </tr> </tbody> </table>	Value	Name	Description	0		Writeback same as Original Sample_8x8	1
Value	Name	Description							
0		Writeback same as Original Sample_8x8							
1		Writeback of Sample_8x8 Is Modified to Suite Sample_Unorm							
10:0	Reserved								
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
5..15	351:0	Reserved							
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
16..151	4351:0	Filter Coefficient[0..16]							
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td style="color: red;">SAMPLER_STATE_8x8_AVs_COEFFICIENTS[17]</td> </tr> </table>	Format:	SAMPLER_STATE_8x8_AVs_COEFFICIENTS[17]					
Format:	SAMPLER_STATE_8x8_AVs_COEFFICIENTS[17]								
152	31:24	Default Sharpness Level							
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>When adaptive scaling is off, determines the balance between sharp and smooth scalers.</p>	Format:	U8					
Format:	U8								
23:16	Max Derivative 4 Pixels								
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Used in adaptive filtering to specify the lower boundary of the smooth 4 pixel area.</p>	Format:	U8					
Format:	U8								
15:8	Max Derivative 8 Pixels								
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>Used in adaptive filtering to specify the lower boundary of the smooth 8 pixel area.</p>	Format:	U8					
Format:	U8								
7	Reserved								
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
6:4	Transition Area with 4 Pixels								
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Used in adaptive filtering to specify the width of the transition area for the 4 pixel calculation.</p>	Format:	U3					
Format:	U3								
3	Reserved								
		<table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								

SAMPLER_STATE_8x8_AVs

	2:0	Transition Area with 8 Pixels														
		Format: U3 Used in adaptive filtering to specify the width of the transition area for the 8 pixel calculation.														
153	31:23	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
	22	Bypass X Adaptive Filtering <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> <tr> <td colspan="3">When disabled, the X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>1</td><td>Disable</td><td>Disable X Adaptive Filtering</td></tr> <tr> <td>0</td><td>Enable</td><td>Enable X Adaptive Filtering</td></tr> </table>	Format:	Disable	When disabled, the X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.			Value	Name	Description	1	Disable	Disable X Adaptive Filtering	0	Enable	Enable X Adaptive Filtering
Format:	Disable															
When disabled, the X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.																
Value	Name	Description														
1	Disable	Disable X Adaptive Filtering														
0	Enable	Enable X Adaptive Filtering														
	21	Bypass Y Adaptive Filtering <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> <tr> <td colspan="3">When disabled, the Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>1</td><td>Disable</td><td>Disable Y Adaptive Filtering</td></tr> <tr> <td>0</td><td>Enable</td><td>Enable Y Adaptive Filtering</td></tr> </table>	Format:	Disable	When disabled, the Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.			Value	Name	Description	1	Disable	Disable Y Adaptive Filtering	0	Enable	Enable Y Adaptive Filtering
Format:	Disable															
When disabled, the Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.																
Value	Name	Description														
1	Disable	Disable Y Adaptive Filtering														
0	Enable	Enable Y Adaptive Filtering														
	20:2	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ										
Access:	RO															
Format:	MBZ															
	1	Adaptive Filter for all channels <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="3">Only to be enabled if 8-tap Adaptive filter mode is on, Else it should be disabled.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>1</td><td>Enable</td><td>Enable Adaptive Filter on UV/RB Channels</td></tr> <tr> <td>0</td><td>Disable</td><td>Disable Adaptive Filter on UV/RB Channels</td></tr> </table>	Format:	Enable	Only to be enabled if 8-tap Adaptive filter mode is on, Else it should be disabled.			Value	Name	Description	1	Enable	Enable Adaptive Filter on UV/RB Channels	0	Disable	Disable Adaptive Filter on UV/RB Channels
Format:	Enable															
Only to be enabled if 8-tap Adaptive filter mode is on, Else it should be disabled.																
Value	Name	Description														
1	Enable	Enable Adaptive Filter on UV/RB Channels														
0	Disable	Disable Adaptive Filter on UV/RB Channels														
	0	RGB Adaptive <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> <tr> <td colspan="3">This should be always set to 0 for YUV input and can be enabled/disabled for RGB input. This should be enabled only if we enable 8-tap adaptive filter for RGB input.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>1</td><td>Enable</td><td>Enable the RGB Adaptive filter using the equation ($Y=(R+2G+B) \gg 2$)</td></tr> <tr> <td>0</td><td>Disable</td><td>Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter</td></tr> </table>	Format:	Enable	This should be always set to 0 for YUV input and can be enabled/disabled for RGB input. This should be enabled only if we enable 8-tap adaptive filter for RGB input.			Value	Name	Description	1	Enable	Enable the RGB Adaptive filter using the equation ($Y=(R+2G+B) \gg 2$)	0	Disable	Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter
Format:	Enable															
This should be always set to 0 for YUV input and can be enabled/disabled for RGB input. This should be enabled only if we enable 8-tap adaptive filter for RGB input.																
Value	Name	Description														
1	Enable	Enable the RGB Adaptive filter using the equation ($Y=(R+2G+B) \gg 2$)														
0	Disable	Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter														

SAMPLER_STATE_8x8_AVs

154..159	191:0	Reserved	
		Access:	RO
		Format:	MBZ
160..279	3839:0	Filter Coefficient[17..31]	
		Format:	SAMPLER_STATE_8x8_AVs_COEFFICIENTS[15]

SAMPLER_STATE_8x8_AVs_COEFFICIENTS

SAMPLER_STATE_8x8_AVs_COEFFICIENTS						
DWord	Bit	Description				
0	31:24	Table 0Y Filter Coefficient[n,1] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2, +2)	
Format:	S1.6					
Range: [-2, +2)						
23:16	Table 0X Filter Coefficient[n,1] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2, +2)		
Format:	S1.6					
Range: [-2, +2)						
15:8	Table 0Y Filter Coefficient[n,0] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td><td></td> </tr> </table> <p style="background-color: #e0e0ff; padding: 2px;">Programming Notes</p> <p>If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.</p>	Format:	S1.6	Range: [-2, +2)		
Format:	S1.6					
Range: [-2, +2)						
7:0	Table 0X Filter Coefficient[n,0] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td><td></td> </tr> </table> <p style="background-color: #e0e0ff; padding: 2px;">Programming Notes</p> <p>If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.</p>	Format:	S1.6	Range: [-2, +2)		
Format:	S1.6					
Range: [-2, +2)						
31:24	Table 0Y Filter Coefficient[n,3] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2.0, +2.0)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2.0, +2.0)		
Format:	S1.6					
Range: [-2.0, +2.0)						
23:16	Table 0X Filter Coefficient[n,3] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2.0, +2.0)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2.0, +2.0)		
Format:	S1.6					
Range: [-2.0, +2.0)						
15:8	Table 0Y Filter Coefficient[n,2] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2.0, +2.0)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2.0, +2.0)		
Format:	S1.6					
Range: [-2.0, +2.0)						
7:0	Table 0X Filter Coefficient[n,2] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2.0, +2.0)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2.0, +2.0)		
Format:	S1.6					
Range: [-2.0, +2.0)						
2	31:24	Table 0Y Filter Coefficient[n,5] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2.0, +2.0)</td><td></td> </tr> </table>	Format:	S1.6	Range: [-2.0, +2.0)	
Format:	S1.6					
Range: [-2.0, +2.0)						

SAMPLER_STATE_8x8_AV_S_COEFFICIENTS

	23:16	Table 0X Filter Coefficient[n,5]
		Format: S1.6
		Range: [-2.0, +2.0)
		Table 0Y Filter Coefficient[n,4]
	15:8	Format: S1.6
		Range: [-2.0, +2.0)
		Programming Notes
		If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.
	7:0	Table 0X Filter Coefficient[n,4]
		Format: S1.6
		Range: [-2.0, +2.0)
		Programming Notes
	3	If the format is R10G10B10A2_UNORM or R8G8B8A8_UNORM, this field MBZ.
		Table 0Y Filter Coefficient[n,7]
		Format: S1.6
		Range: [-2, +2)
	23:16	Table 0X Filter Coefficient[n,7]
		Format: S1.6
		Range: [-2, +2)
		Table 0Y Filter Coefficient[n,6]
	15:8	Format: S1.6
		Range: [-2, +2)
		Table 0X Filter Coefficient[n,6]
		Format: S1.6
	7:0	Range: [-2, +2)
		Table 1X Filter Coefficient[n,3]
		Format: S1.6
		Range: [-2.0, +2.0)
	4	Table 1X Filter Coefficient[n,2]
		Format: S1.6
		Range: [-2.0, +2.0)
		Reserved
	15:0	Access: RO
		Format: MBZ
		Reserved
		Access: RO
	5	Format: MBZ

SAMPLER_STATE_8x8_AV_S_COEFFICIENTS

	15:8	Table 1X Filter Coefficient[n,5]
		Format: S1.6
		Range: [-2.0, +2.0)
	7:0	Table 1X Filter Coefficient[n,4]
		Format: S1.6
		Range: [-2.0, +2.0)
6	31:24	Table 1Y Filter Coefficient[n,3]
		Format: S1.6
		Range: [-2.0, +2.0)
	23:16	Table 1Y Filter Coefficient[n,2]
		Format: S1.6
		Range: [-2.0, +2.0)
	15:0	Reserved
		Access: RO
		Format: MBZ
7	31:16	Reserved
		Access: RO
		Format: MBZ
	15:8	Table 1Y Filter Coefficient[n,5]
		Format: S1.6
		Range: [-2.0, +2.0)
	7:0	Table 1Y Filter Coefficient[n,4]
		Format: S1.6
		Range: [-2.0, +2.0)

SAMPLER_STATE

SAMPLER_STATE										
DWord	Bit	Description								
0	31	<p>Sampler Disable</p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> </table> <p>This field allows the sampler to be disabled. If disabled, all output channels will return 0.</p>	Format:	Disable						
Format:	Disable									
	30	<p>CPS LOD Compensation Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>This field, if enabled, causes derivatives used to compute LOD to be adjusted by scale factors for coarse pixel shading. The adjustment only occurs if the following are all true:</p> <ul style="list-style-type: none"> • This field is enabled • CPS Message LOD Compensation Enable in the message header is enabled <p>The scale.x and scale.y factors are computed in hardware and delivered to the sampler at thread dispatch time.</p> <p>The following adjustments generate new derivatives as follows:</p> <table border="1"> <tr> <td>$\frac{du}{dx} = \frac{du}{dx} *scale.x$</td> <td>$\frac{dv}{dx} = \frac{dv}{dx} *scale.x$</td> <td>$\frac{dr}{dx} = \frac{dr}{dx} *scale.x$</td> </tr> <tr> <td>$\frac{du}{dy} = \frac{du}{dy} *scale.y$</td> <td>$\frac{dv}{dy} = \frac{dv}{dy} *scale.y$</td> <td>$\frac{dr}{dy} = \frac{dr}{dy} *scale.y$</td> </tr> </table>	Format:	Enable	$\frac{du}{dx} = \frac{du}{dx} *scale.x$	$\frac{dv}{dx} = \frac{dv}{dx} *scale.x$	$\frac{dr}{dx} = \frac{dr}{dx} *scale.x$	$\frac{du}{dy} = \frac{du}{dy} *scale.y$	$\frac{dv}{dy} = \frac{dv}{dy} *scale.y$	$\frac{dr}{dy} = \frac{dr}{dy} *scale.y$
Format:	Enable									
$\frac{du}{dx} = \frac{du}{dx} *scale.x$	$\frac{dv}{dx} = \frac{dv}{dx} *scale.x$	$\frac{dr}{dx} = \frac{dr}{dx} *scale.x$								
$\frac{du}{dy} = \frac{du}{dy} *scale.y$	$\frac{dv}{dy} = \frac{dv}{dy} *scale.y$	$\frac{dr}{dy} = \frac{dr}{dy} *scale.y$								
	29	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	28:27	<p>LOD PreClamp Mode</p> <p>This field determines whether the computed LOD is clamped to [max,min] mip level before the mag-vs-min determination is performed.</p> <p>PRECLAMP_OGL: LOD pre-clamped to Min LOD and Max LOD</p> <p>OpenGL API currently clamps LOD to the Min LOD and Max LOD (from Sampler State) prior to performing min/mag determination, and therefore it is expected that an OpenGL driver would need to set this field to PRECLAMP_OGL.</p>								

SAMPLER_STATE

		Value	Name	Description
		0h	NONE	LOD PreClamp disabled
		1h	Reserved	
		2h	OGL	LOD PreClamp enabled (OGL mode)
26	Low Quality Cube Corner Mode Enable			
	Format:			U1
	This bit, when set to 1, forces sampler to use low-quality filtering for Cube Corners with texel replication which is not compatible with DirectX			
	When cleared to 0 (default), the sampler will use a high-quality filtering for Cube Corners with 3-way texel averaging.			
		Value	Name	Description
		0h	Disable [Default]	Disables low-quality Cube Corner mode
		1h	Enable	Enables low-quality Cube Corner mode
25:22	Reserved			
	Access:			RO
	Format:			MBZ
21:20	Mip Mode Filter			
	Format:			U2
	This field determines if and how mip map levels are chosen and/or combined when texture filtering.			
		Value	Name	Description
		0h	NONE	Disable mip mapping - force use of the mipmap level corresponding to Min LOD.
		1h	NEAREST	Nearest, Select the nearest mip map
		2h	Reserved	
		3h	LINEAR	Linearly interpolate between nearest mip maps (combined with linear min/mag filters this is analogous to "Trilinear" filtering).
	Programming Notes			
	MIPFILTER_LINEAR is not supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.			
	MIP Mode Filter must be set to NONE for Planar YUV surfaces.			
	Mip Mode Filter must be set to MIPFILTER_NONE or MIPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum, maximum or gather4 operation is being performed.			

SAMPLER_STATE

19:17

Mag Mode Filter

Format:	U3
---------	----

This field determines how texels are sampled/filtered when a texture is being "magnified" (enlarged). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension.

Value	Name	Description
0h	NEAREST	Sample the nearest texel
1h	LINEAR	Bilinearly filter the 4 nearest texels
2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level
4h-5h	Reserved	
6h	Reserved	
7h	Reserved	

Programming Notes

Only MAPFILTER_NEAREST and MAPFILTER_LINEAR are supported for surfaces of type SURFTYPE_3D.

Only MAPFILTER_NEAREST is supported for surface formats that do not support "Sampling Engine Filtering" as indicated in the Surface Formats table unless using the sample_c message type or minimum/maximum operation.

MAPFILTER_ANISOTROPIC will be converted to linear if enabled for cube maps with the TEXCOORDMODE_CUBE addressing mode.

MAPFILTER_ANISOTROPIC will be overridden to MAPFILTER_LINEAR when using a sample_l or sample_l_c message type or when Force LOD to Zero is set in the message header.

Both Mag Mode Filter and Min Mode Filter must be set to MAPFILTER_NEAREST if Surface Format for the associated surface is UINT or SINT. However, all settings of this field are allowed with UINT/SINT if a minimum, maximum or gather4 operation is being performed.

16:14

Min Mode Filter

Format:	U3
---------	----

This field determines how texels are sampled/filtered when a texture is being "minified" (shrunk). For volume maps, this filter mode selection also applies to the 3rd (inter-layer) dimension. See Mag Mode Filter

Value	Name	Description
0h	NEAREST	Sample the nearest texel
1h	LINEAR	Bilinearly filter the 4 nearest texels
2h	ANISOTROPIC	Perform an "anisotropic" filter on the chosen mip level
4h-5h	Reserved	
6h	Reserved	
7h	Reserved	

SAMPLER_STATE

		Texture LOD Bias													
	13:1	<p>Format: S4.8</p> <p>Range: [-16.0, 16.0]</p> <p>This field specifies the signed bias value added to the calculated texture map LOD prior to min-vs-mag determination and mip-level clamping. Assuming mipmapping is enabled, a positive LOD bias will result in a somewhat blurrier image (using less-detailed mip levels) and possibly higher performance, while a negative bias will result in a somewhat crisper image (using more-detailed mip levels) and may lower performance.</p>													
		Programming Notes													
		There is no requirement or need to offset the LOD Bias in order to produce a correct LOD for texture filtering (as was required for correct bilinear and anisotropic filtering in some legacy devices).													
	0	LOD algorithm <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="2">Controls which algorithm is used for LOD calculation. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>LEGACY</td><td>Use the legacy algorithm for anisotropic filtering</td></tr> <tr> <td>1h</td><td>EWA Approximation</td><td>Use the new EWA approximation algorithm for anisotropic filtering</td></tr> </table>	Format:	U1	Controls which algorithm is used for LOD calculation. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.		Value	Name	Description	0h	LEGACY	Use the legacy algorithm for anisotropic filtering	1h	EWA Approximation	Use the new EWA approximation algorithm for anisotropic filtering
Format:	U1														
Controls which algorithm is used for LOD calculation. Generally, the EWA approximation algorithm results in higher image quality than the legacy algorithm.															
Value	Name	Description													
0h	LEGACY	Use the legacy algorithm for anisotropic filtering													
1h	EWA Approximation	Use the new EWA approximation algorithm for anisotropic filtering													
1	31:20	Min LOD <p>Format: U4.8</p> <p>Range: [0.0, 14.0], where the upper limit is also bounded by the Max LOD.</p> <p>This field specifies the minimum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and before this maximum (resolution) mip clamping is applied. The integer bits of this field are used to control the "maximum" (highest resolution) mipmap level that may be accessed (where LOD 0 is the highest resolution map). The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use.</p>													
		Programming Notes													
		If Min LOD is greater than Max LOD, Min LOD takes precedence, i.e. the resulting LOD will always be Min LOD.													
	19:8	Max LOD <p>Format: U4.8</p> <p>Range: [0.0, 14.0]</p> <p>This field specifies the maximum value used to clamp the computed LOD after LOD bias is applied. Note that the minification-vs.-magnification status is determined after LOD bias and</p>													

SAMPLER STATE

		before this minimum (resolution) mip clamping is applied. The integer bits of this field are used to control the "minimum" (lowest resolution) mipmap level that may be accessed. The fractional bits of this value effectively clamp the inter-level trilinear blend factor when trilinear filtering is in use. Force the mip map access to be between the mipmap specified by the integer bits of the Min LOD and the ceiling of the value specified here.								
7	ChromaKey Enable	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p style="text-align: center;">Programming Notes</p> <p>Supported only on a specific subset of surface formats. See section titled: "Surface Formats" in this volume for supported formats. This field must be disabled if min or mag filter is MAPFILTER_ANISOTROPIC. This field must be disabled if used with a surface of type SURFTYPE_3D. This field must be disable when Mip Mode Filter is no NONE.</p> <p>This bit must not be set if the Auxiliary Surface Mode is not AUX_NONE.</p> <p>Chromakey must be set with MIP_FILTER = NONE</p>	Format:	Enable						
Format:	Enable									
6:5	ChromaKey Index	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p style="text-align: center;">Description</p> <p>Range: [0, 3]</p> <p>This field specifies the index of the ChromaKey Table entry associated with this Sampler. This field is a "don't care" unless ChromaKey Enable is ENABLED.</p> <p>If Bit9 of the MMIO register E184h is set to 0, then the only legal values are 0h and 1h If Bit9 of MMIO register E184h is set to 1, then all 4 possible values (0h,1h,2h,3h)can only be used.</p>	Format:	U2						
Format:	U2									
4	ChromaKey Mode	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field specifies the behavior of the device in the event of a ChromaKey match. This field is ignored if ChromaKey is disabled.</p> <p>KEYFILTER_REPLACE_BLACK :In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td style="text-align: center;">KEYFILTER_KILL_ON_ANY_MATCH</td> <td>In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is</td> </tr> </tbody> </table>	Format:	U1	Value	Name	Description	0h	KEYFILTER_KILL_ON_ANY_MATCH	In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is
Format:	U1									
Value	Name	Description								
0h	KEYFILTER_KILL_ON_ANY_MATCH	In this mode, if any contributing texel matches the chroma key, the corresponding pixel mask bit for that pixel is cleared. The result of this operation is								

SAMPLER_STATE

			observable only if the Killed Pixel Mask Return flag is set on the input message.																				
	1h	KEYFILTER_REPLACE_BLACK	In this mode, each texel that matches the chroma key is replaced with (0,0,0,0) (black with alpha=0) prior to filtering. For YCrCb surface formats, the black value is A=0, R(Cr)=0x80, G(Y)=0x10, B(Cb)=0x80. This will tend to darken/fade edges of keyed regions. Note that the pixel pipeline must be programmed to use the resulting filtered texel value to gain the intended effect, e.g., handle the case of a totally keyed-out region (filtered texel alpha==0) through use of alpha test, etc.																				
	3:1	Shadow Function	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U3</td> </tr> </table> <p>This field is used for shadow mapping support via the sample_c message type, and specifies the specific comparison operation to be used. The comparison is between the texture sample red channel (except for alpha-only formats which use the alpha channel), and the "ref" value provided in the input message.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_ALWAYS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_NEVER</td> </tr> <tr> <td style="text-align: center; padding: 2px;">2h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_LESS</td> </tr> <tr> <td style="text-align: center; padding: 2px;">3h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_EQUAL</td> </tr> <tr> <td style="text-align: center; padding: 2px;">4h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_EQUAL</td> </tr> <tr> <td style="text-align: center; padding: 2px;">5h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_GREATER</td> </tr> <tr> <td style="text-align: center; padding: 2px;">6h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_NOTEQUAL</td> </tr> <tr> <td style="text-align: center; padding: 2px;">7h</td> <td style="text-align: center; padding: 2px;">PREFILTEROP_GEQUAL</td> </tr> </tbody> </table>	Format:	U3	Value	Name	0h	PREFILTEROP_ALWAYS	1h	PREFILTEROP_NEVER	2h	PREFILTEROP_LESS	3h	PREFILTEROP_EQUAL	4h	PREFILTEROP_EQUAL	5h	PREFILTEROP_GREATER	6h	PREFILTEROP_NOTEQUAL	7h	PREFILTEROP_GEQUAL
Format:	U3																						
Value	Name																						
0h	PREFILTEROP_ALWAYS																						
1h	PREFILTEROP_NEVER																						
2h	PREFILTEROP_LESS																						
3h	PREFILTEROP_EQUAL																						
4h	PREFILTEROP_EQUAL																						
5h	PREFILTEROP_GREATER																						
6h	PREFILTEROP_NOTEQUAL																						
7h	PREFILTEROP_GEQUAL																						
	0	Cube Surface Control Mode	<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">U1</td> </tr> </table> <p>When sampling from a SURFTYPE_CUBE surface, this field controls whether the TC* Address Control Mode fields are interpreted as programmed or overridden to TEXCOORDMODE_CUBE.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0h</td> <td style="text-align: center; padding: 2px;">PROGRAMMED</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1h</td> <td style="text-align: center; padding: 2px;">OVERRIDE</td> </tr> </tbody> </table>	Format:	U1	Value	Name	0h	PROGRAMMED	1h	OVERRIDE												
Format:	U1																						
Value	Name																						
0h	PROGRAMMED																						
1h	OVERRIDE																						
2	31:24	Extended Indirect State Pointer	<p>These 8-bits represent the 8 msb's of the Indirect State Pointer to expand the offset from 16Mbytes to 4GBytes.</p> <p>These 8-bits in conjunction with the Indirect State Pointer field are the pointer to SAMPLER_INDIRECT_STATE, which contains the border color.</p> <p>The pointer is relative to the Dynamic State Base Address for Non-Bindless sampler state, and is relative to the Sample State Base Address for Bindless sampler state</p>																				

SAMPLER_STATE

	23:6	Indirect State Pointer									
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">DynamicStateOffset[23:6]SAMPLER_INDIRECT_STATE_BORDER_COLOR</td> </tr> </table>	Format:	DynamicStateOffset[23:6]SAMPLER_INDIRECT_STATE_BORDER_COLOR							
Format:	DynamicStateOffset[23:6]SAMPLER_INDIRECT_STATE_BORDER_COLOR										
This field specifies the pointer to SAMPLER_INDIRECT_STATE, which contains the border color.											
This pointer is relative to the Dynamic State Base Address for Non-Bindless sampler state, and is relative to the Sample State Base Address for Bindless sampler state											
If a static sampler state (included in message) is being used (by setting the associated MMIO bit in SAMPLER_MODE register and setting the sampler index to 0xF), then lsb (bit 6) contains a 0 or 1 to indicate a fixed border color of black or white. The other bits of this field are ignored when static sampler state is being used.											
	5	Force gather4 Behavior									
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">Enable</td> </tr> </table>	Format:	Enable							
Format:	Enable										
Description											
Note: This feature should not be enabled. It must remain programmed to 0h.											
This field, if enabled, specifies that the sampler should convert all SIMD8*, and SIMD16 sample* messages to behave as if the incoming message is a modified <i>gather4</i> , regardless of the actual message delivered. Any parameters included in the incoming message that are not needed by the <i>gather4</i> operation are ignored by the sampler. The Gather4 Source Channel Select in the message header is ignored and set to the RED channel. The channel to sample mapping is modified from the normal <i>gather4</i> message as follows:											
<table border="1" style="width: 100%; text-align: center;"> <tr> <td style="padding: 2px;">upper left sample = alpha channel</td> <td style="padding: 2px;">upper right sample = red channel</td> </tr> <tr> <td style="padding: 2px;">lower left sample = green channel</td> <td style="padding: 2px;">lower right sample = blue channel</td> </tr> </table>			upper left sample = alpha channel	upper right sample = red channel	lower left sample = green channel	lower right sample = blue channel					
upper left sample = alpha channel	upper right sample = red channel										
lower left sample = green channel	lower right sample = blue channel										
	4	Reserved									
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td> <td style="padding: 2px;">RO</td> </tr> </table>	Access:	RO							
Access:	RO										
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Format:	MBZ							
Format:	MBZ										
	3	Return Filter Weight for Border Texels									
		<p>This bit, when set, returns the filter_weight in the Alpha channel of all non-border texels. Red, Green, and Blue channels will contain the sample result with border texels excluded.</p> <p>For cases where the surface format contains an Alpha channel, the result returned will be overwritten to return the filter weight.</p> <p>For cases where the surface format does not contain Alpha, the result will still be returned in the Alpha Channel.</p>									
		<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th style="padding: 2px;">Value</th> <th style="padding: 2px;">Name</th> <th style="padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">Disable [Default]</td> <td style="padding: 2px;">When programmed to 0h, normal data will be returned on RGBA channels, including contribution from border color texels.</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">Enable</td> <td style="padding: 2px;">When programmed to 1h, RGB channels return filter data contributed from non-border color texels, and A channel returns filter weight of contributing texels.</td> </tr> </tbody> </table>	Value	Name	Description	0h	Disable [Default]	When programmed to 0h, normal data will be returned on RGBA channels, including contribution from border color texels.	1h	Enable	When programmed to 1h, RGB channels return filter data contributed from non-border color texels, and A channel returns filter weight of contributing texels.
Value	Name	Description									
0h	Disable [Default]	When programmed to 0h, normal data will be returned on RGBA channels, including contribution from border color texels.									
1h	Enable	When programmed to 1h, RGB channels return filter data contributed from non-border color texels, and A channel returns filter weight of contributing texels.									

SAMPLER_STATE

Programming Notes <p>If this bit is set then the border color and the Border Color Mode field (in SAMPLER_STATE) are ignored. Certain message types such as sample_c, sample_min/max and gather4_* have restrictions on the use of this mode. See the Messages section of the 3D sampler for more information.</p>											
2	Return Filter Weight for Null Texels <p>This bit, when set, causes samples to return filter_weight of all non-NUL texels in the Alpha channel; Red, Green, and Blue channels are contain the filter result with NULL texels excluded; A non-NUL texel is a texel which does not reference a Null Tile. For cases where Tiled_Resource_Mode is TR_NONE, the result will always be 1.0 since no texels would be NULL. For cases where the surface format contains an Alpha channel, the result returned will be overridden to return the filter weight. For cases where the surface format does not contain Alpha, the result will still be returned in the Alpha Channel.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable [Default]</td><td>When programmed to 0h, filter weight will not be returned, and normal data will be returned on the Alpha channel.</td></tr> <tr> <td>1h</td><td>Enable</td><td>When programmed to 1h, filter weight will be returned on the Alpha channel rather than the normal data expected on the Alpha channel.</td></tr> </tbody> </table>		Value	Name	Description	0h	Disable [Default]	When programmed to 0h, filter weight will not be returned, and normal data will be returned on the Alpha channel.	1h	Enable	When programmed to 1h, filter weight will be returned on the Alpha channel rather than the normal data expected on the Alpha channel.
Value	Name	Description									
0h	Disable [Default]	When programmed to 0h, filter weight will not be returned, and normal data will be returned on the Alpha channel.									
1h	Enable	When programmed to 1h, filter weight will be returned on the Alpha channel rather than the normal data expected on the Alpha channel.									
Programming Notes <p>Certain message types such as sample_c, sample_min/max and gather4_* have restrictions on the use of this mode. See the Messages section of the 3D sampler for more information.</p>											
1	SRGB DECODE <p>This bit controls whether the 3D sampler will decode an sRGB formatted surface into RGB prior to any filtering operation. When set, it does not convert to linear RGB (via a reverse gamma conversion). This bit is ignored for ASTC formats, which are always converted to linear RGB prior to filtering.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>DECODE_EXT [Default]</td><td>When set to 0h, the 3D sampler will convert texels from an sRGB surface to linear RGB prior to filtering and/or returning the value.</td></tr> <tr> <td>1h</td><td>SKIP_DECODE_EXT</td><td>When set to 1h, the 3D sampler will not convert texels to linear RGB before filtering and returning results.</td></tr> </tbody> </table>		Value	Name	Description	0h	DECODE_EXT [Default]	When set to 0h, the 3D sampler will convert texels from an sRGB surface to linear RGB prior to filtering and/or returning the value.	1h	SKIP_DECODE_EXT	When set to 1h, the 3D sampler will not convert texels to linear RGB before filtering and returning results.
Value	Name	Description									
0h	DECODE_EXT [Default]	When set to 0h, the 3D sampler will convert texels from an sRGB surface to linear RGB prior to filtering and/or returning the value.									
1h	SKIP_DECODE_EXT	When set to 1h, the 3D sampler will not convert texels to linear RGB before filtering and returning results.									
0	LOD Clamp Magnification Mode <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This field allows the flexibility to control how LOD clamping is handled when in magnification mode.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>MIPNONE</td><td>When in magnification mode, Sampler will clamp LOD as if the Mip Mode Filter is MIPFILTER_NONE. This is how OpenGL defines magnification, and therefore it is expected that those drivers would not set this bit.</td></tr> </tbody> </table>		Format:	U1	Value	Name	Description	0h	MIPNONE	When in magnification mode, Sampler will clamp LOD as if the Mip Mode Filter is MIPFILTER_NONE. This is how OpenGL defines magnification, and therefore it is expected that those drivers would not set this bit.	
Format:	U1										
Value	Name	Description									
0h	MIPNONE	When in magnification mode, Sampler will clamp LOD as if the Mip Mode Filter is MIPFILTER_NONE. This is how OpenGL defines magnification, and therefore it is expected that those drivers would not set this bit.									

SAMPLER STATE																
		1h	MIPFILTER	When in magnification mode, Sampler will clamp LOD based on the value of Mip Mode Filter .												
3	31:27	Reserved														
		Access:		RO												
		Format:		MBZ												
	26	low quality filter														
		Format:		enable												
		Setting this bit will enable low quality filter to save power. *Will result in lower precision * only has an affect if the surface format is unorm8 in the sampler L1 * has no affect if in anisotropic mode.														
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th colspan="2">Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable [Default]</td><td colspan="2">When set to 0h, filter quality is high and there is no degradation in precision. Power will be higher for some surface formats.</td></tr> <tr> <td>1h</td><td>Enable</td><td colspan="2">When set to 1h, filter quality is lower and precision is reduced. Power will be lower for these surface formats.</td></tr> </tbody> </table>			Value	Name	Description		0h	Disable [Default]	When set to 0h, filter quality is high and there is no degradation in precision. Power will be higher for some surface formats.		1h	Enable	When set to 1h, filter quality is lower and precision is reduced. Power will be lower for these surface formats.	
Value	Name	Description														
0h	Disable [Default]	When set to 0h, filter quality is high and there is no degradation in precision. Power will be higher for some surface formats.														
1h	Enable	When set to 1h, filter quality is lower and precision is reduced. Power will be lower for these surface formats.														
		Programming Notes														
		This bit should always be programmed to 1 to ensure low power operation.														
	25	Reserved														
		Access:		RO												
		Format:		MBZ												
	24	Allow low quality LOD calculation														
		Format:		enable												
		Setting this bit will allow sampler to use the low quality LOD calculation mode for power savings. Note that this will not force low quality and sampler will only do it if the follow conditions are also true. If they are not true it will use the same algorithm as before as selected by the EWA bit Message type sample/sample_l Min/Mag/Mip_filter = nearest or linear. Map type = 2D //No arrays Indirect offsets must be zero Coordinates must be normalized No clamp border or half border Sampler must not be disabled //Sampler state bit No chromakey No posh														
	23:22	Reduction Type														
		Format:		U2												
		This field defines the type of reduction that will be performed on the texels in the footprint defined by the Min/Mag/Mip Filter Mode fields. This field is ignored if Reduction Type Enable is disabled.														

SAMPLER_STATE

Value	Name	Description
0h	STD_FILTER	standard filter
1h	COMPARISON	comparison followed by standard filter
2h	MINIMUM	minimum of footprint
3h	MAXIMUM	maximum of footprint

Programming Notes

The following message types ignore this field: *sample_min*, *sample_max*, *sample_unorm**, *resinfo*, *sampleinfo*, *LOD*, *ld**, *sample_8x8*.

The *sample_c*, *sample_l_c*, *sample_d_c*, *sample_b_c*, *gather4_c*, and *gather4_po_c* message types, when used with STD_FILTER, MINIMUM, or MAXIMUM settings of this field, perform the operation of the message of the same name without the "_c". The ref parameter is ignored by hardware.

For message types not listed above, when used with COMPARISON setting of this field, perform the operation of the message of the same name with "_c" included. The ref parameter used by the operation (since it is not delivered in the message) is set to zero.

Restrictions applying to the message whose behavior is being performed must be followed. For example, a sample message used with COMPARISON reduction filter must follow all of the restrictions of *sample_c*. An exception to this is the MINIMUM and MAXIMUM reduction types allow SURFTYPE_1D, 2D, 3D, and CUBE, including with **Surface Array** enabled, even though the *sample_min/max* messages only allow 2D.

Restrictions applying to the message delivered need not be followed. For example, a *sample_c* message used with STD_FILTER reduction filter needs to follow only the restrictions of sample, not the restrictions of *sample_c*.

21:19

Maximum Anisotropy

Format:

U3

This field clamps the maximum value of the anisotropy ratio used by the MAPFILTER_ANISOTROPIC filter (Min or Mag Mode Filter).

Value	Name	Description
0h	RATIO 2:1	At most a 2:1 aspect ratio filter is used
1h	RATIO 4:1	At most a 4:1 aspect ratio filter is used
2h	RATIO 6:1	At most a 6:1 aspect ratio filter is used
3h	RATIO 8:1	At most a 8:1 aspect ratio filter is used
4h	RATIO 10:1	At most a 10:1 aspect ratio filter is used
5h	RATIO 12:1	At most a 12:1 aspect ratio filter is used
6h	RATIO 14:1	At most a 14:1 aspect ratio filter is used
7h	RATIO 16:1	At most a 16:1 aspect ratio filter is used

SAMPLER STATE

	18	U Address Mag Filter Rounding Enable		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			
		<p>Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.</p>		
		Programming Notes		
		<p>Hardware will not force rounding enable.</p>		
		<p>U Address Min Rounding Enable and U Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.</p>		
	17	U Address Min Filter Rounding Enable		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			
		<p>Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.</p>		
		Programming Notes		
		<p>Hardware will not force rounding enable.</p>		
		<p>U Address Min Rounding Enable and U Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.</p>		
	16	V Address Mag Filter Rounding Enable		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			
		<p>Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.</p>		
		Programming Notes		
		<p>Hardware will not force rounding enable.</p>		
		<p>V Address Min Rounding Enable and V Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.</p>		
	15	V Address Min Filter Rounding Enable		
		<table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable
Format:	Enable			
		<p>Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.</p>		
		Programming Notes		
		<p>Hardware will not force rounding enable.</p>		
		<p>V Address Min Rounding Enable and V Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.</p>		

SAMPLER_STATE

	R Address Mag Filter Rounding Enable															
	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable													
Format:	Enable															
Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.																
Programming Notes																
Hardware will not force rounding enable.																
R Address Min Rounding Enable and R Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.																
	R Address Min Filter Rounding Enable															
	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable													
Format:	Enable															
Controls whether the texture address is converted to 16.8 fixed point before being truncated to select to sample. Provides independent control of rounding on one texture address dimension (U/V/R) in either mag or min filter mode.																
Programming Notes																
Hardware will not force rounding enable.																
R Address Min Rounding Enable and R Address Mag Filter Rounding Enable must be set to the same value if the Min Mode Filter and Mag Mode Filter are programmed to the same value.																
12:11	MIP Linear Filter Quality															
	This 2-bit field controls the rounding of LOD for MIP Linear Filtering modes (e.g., Trilinear, etc.).															
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>FULL QUALITY [Default]</td><td>No rounding of LOD is done, the full 8-bit quality is used for filtering.</td></tr> <tr> <td>1h</td><td>HIGH QUALITY</td><td>LOD values which are within 12.5% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest.</td></tr> <tr> <td>2h</td><td>MEDIUM QUALITY</td><td>LOD values which are within 16.67% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest.</td></tr> <tr> <td>3h</td><td>LOW QUALITY</td><td>LOD values which are within 25% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest</td></tr> </tbody> </table>	Value	Name	Description	0h	FULL QUALITY [Default]	No rounding of LOD is done, the full 8-bit quality is used for filtering.	1h	HIGH QUALITY	LOD values which are within 12.5% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest.	2h	MEDIUM QUALITY	LOD values which are within 16.67% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest.	3h	LOW QUALITY	LOD values which are within 25% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest
Value	Name	Description														
0h	FULL QUALITY [Default]	No rounding of LOD is done, the full 8-bit quality is used for filtering.														
1h	HIGH QUALITY	LOD values which are within 12.5% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest.														
2h	MEDIUM QUALITY	LOD values which are within 16.67% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest.														
3h	LOW QUALITY	LOD values which are within 25% of an integer LOD value are rounded to that value prior to filtering and filtering effectively becomes the same as MIP Nearest														
10	Non-normalized Coordinate Enable															
	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable													
Format:	Enable															
This field, if enabled, specifies that the input coordinates (U/V/R) are in non-normalized space, where each integer increment is one texel on LOD 0. If disabled, coordinates are normalized, where the range 0 to 1 spans the entire surface.																

SAMPLER STATE													
		<p style="text-align: center;">Programming Notes</p> <p>The following state must be set as indicated if this field is <i>enabled</i>:</p> <ul style="list-style-type: none"> TCX/Y/Z Address Control Mode must be TEXCOORDMODE_CLAMP, TEXCOORDMODE_HALF_BORDER, or TEXCOORDMODE_CLAMP_BORDER. Surface Type must be SURFTYPE_2D or SURFTYPE_3D. Mag Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. Min Mode Filter must be MAPFILTER_NEAREST or MAPFILTER_LINEAR. Mip Mode Filter must be MIPFILTER_NONE. Min LOD must be 0. Max LOD must be 0. MIP Count must be 0. Surface Min LOD must be 0. Texture LOD Bias must be 0. 											
<table border="1"> <tr> <td style="width: 10%;">9</td><td colspan="2">Reduction Type Enable</td></tr> <tr> <td></td><td>Format:</td><td>Enable</td></tr> <tr> <td></td><td colspan="2">This field enables the Reduction Type field to modify the behavior of messages based on its setting. If this field is disabled, all messages behave as defined and the Reduction Type field is ignored.</td></tr> </table>			9	Reduction Type Enable			Format:	Enable		This field enables the Reduction Type field to modify the behavior of messages based on its setting. If this field is disabled, all messages behave as defined and the Reduction Type field is ignored.			
9	Reduction Type Enable												
	Format:	Enable											
	This field enables the Reduction Type field to modify the behavior of messages based on its setting. If this field is disabled, all messages behave as defined and the Reduction Type field is ignored.												
8:6	<table border="1"> <tr> <td style="width: 10%;">8:6</td><td colspan="2">TCX Address Control Mode</td></tr> <tr> <td></td><td>Format:</td><td>Texture Coordinate Mode</td></tr> <tr> <td></td><td colspan="2">Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.</td></tr> </table>		8:6	TCX Address Control Mode			Format:	Texture Coordinate Mode		Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.			
8:6	TCX Address Control Mode												
	Format:	Texture Coordinate Mode											
	Controls how the 1st (TCX, aka U) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). The setting of this field is subject to being overridden by the Cube Surface Control Mode field when sampling from a SURFTYPE_CUBE surface.												
<table border="1"> <tr> <td style="width: 10%;"></td><td colspan="2">Programming Notes</td></tr> <tr> <td></td><td colspan="2">When using cube map texture coordinates, each TC component must have the same Address Control Mode.</td></tr> <tr> <td></td><td colspan="2">When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).</td></tr> <tr> <td></td><td colspan="2">If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.</td></tr> </table>			Programming Notes			When using cube map texture coordinates, each TC component must have the same Address Control Mode.			When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).			If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.	
	Programming Notes												
	When using cube map texture coordinates, each TC component must have the same Address Control Mode.												
	When TEXCOORDMODE_CUBE is not used accessing a cube map, the map's Cube Face Enable field must be programmed to 111111b (all faces enabled).												
	If Surface Format is PLANAR*, this field must be set to TEXCOORDMODE_CLAMP.												
5:3	<table border="1"> <tr> <td style="width: 10%;">5:3</td><td colspan="2">TCY Address Control Mode</td></tr> <tr> <td></td><td>Format:</td><td>Texture Coordinate Mode</td></tr> <tr> <td></td><td colspan="2">Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details</td></tr> </table>		5:3	TCY Address Control Mode			Format:	Texture Coordinate Mode		Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details			
5:3	TCY Address Control Mode												
	Format:	Texture Coordinate Mode											
	Controls how the 2nd (TCY, aka V) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details												
<table border="1"> <tr> <td style="width: 10%;"></td><td colspan="2">Programming Notes</td></tr> <tr> <td></td><td colspan="2">If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.</td></tr> </table>			Programming Notes			If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.							
	Programming Notes												
	If this field is set to TEXCOORDMODE_CLAMP_BORDER or TEXCOORDMODE_HALF_BORDER and a 1D surface is sampled, incorrect blending with the border color in the vertical direction may occur.												

SAMPLER_STATE			
2:0	TCZ Address Control Mode		
	<table border="1"> <tr> <td>Format:</td><td>Texture Coordinate Mode</td></tr> </table>	Format:	Texture Coordinate Mode
Format:	Texture Coordinate Mode		
<p>Controls how the 3rd (TCZ) component of input texture coordinates are mapped to texture map addresses - specifically, how coordinates "outside" the texture are handled (wrap/clamp/mirror). See Address TCX Control Mode above for details</p>			
Programming Notes			
<p>TCZ Address Control Mode Cannot use MIRROR_101 mode. MIRROR_101 mode only works for 2D surfaces.</p>			

Sampler Message Header

SAMPLER_MSG_HEADER - Sampler Message Header			
DWord	Bit	Description	
0	31:0	Reserved	
		Format:	MBZ
1	31:0	Reserved	
		Format:	MBZ
This defines the contents of the Message Header. Message Header the optional first 256-bits of any Sampler Message.			
2	31	Reserved	
		Format:	MBZ
30	31	Reserved	
		Format:	MBZ
29:24	31	Reserved	
		Format:	MBZ
23	31	Pixel Null Mask Enable	
		Format:	ENABLE
		Pixel Null Mask Enable	
		Specifies whether the writeback message includes an extra phase indicating the pixel null mask. Refer to the Writeback Message section for details on format. This field must be disabled for ChromaKey and all SIMD32/64 messages.	
		Programming Notes	
		If this is set Shader channel, select {Red Green Blue} must be set to zero for all corresponding missing color channels. Shader channel select Alpha must be set to one if the alpha channel is missing	
22	31	Reserved	
		Access:	RO
		Format:	MBZ
21	31	Slot Group Select	
		Slot Group Select	
		This field selects whether slots 7:0 or slots 15:8 are used for bypassed data. Bypassed data only includes the scale factors for CPS LOD Compensation. This field is ignored if CPS Message LOD Compensation Enable is disabled.	
		For 8-pixel dispatches, SLOTGRP_0 must be selected on every message. For 16-pixel dispatches, this field must be set correctly for each SIMD8* message based on which slots are currently being processed. For SIMD16* messages, SLOTGRP_0 must be selected.	

SAMPLER_MSG_HEADER - Sampler Message Header

		Value	Name	Description										
		0h	SLOTGRP_0 [Default]	Choose bypassed data for slots 7:0										
		1h	SLOTGRP_1	Choose bypassed data for slots 15:8										
20	Reserved													
20	Return Filter Weights for non-NUL texels When set to 1: Sampler returns filter weights of non-NUL texels. Filter weights are returned as a 32-bit float in the Red Channel. It can be used in conjunction with Return Filter Weights for Off-map Texels.													
19:18	Reserved													
		Format:		MBZ										
17:16	Gather4 Source Channel Select Selects the source channel to be sampled in the gather4* messages. Ignored for other message types. For gather4*_c messages, this field must be set to 0 (Red channel).													
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0h</td><td>RED [Default]</td></tr> <tr> <td>1h</td><td>GREEN</td></tr> <tr> <td>2h</td><td>BLUE</td></tr> <tr> <td>3h</td><td>ALPHA</td></tr> </tbody> </table>				Value	Name	0h	RED [Default]	1h	GREEN	2h	BLUE	3h	ALPHA
Value	Name													
0h	RED [Default]													
1h	GREEN													
2h	BLUE													
3h	ALPHA													
15	Alpha Write Channel Mask Enables the alpha channel to be written back to the originating thread. 0: Alpha channel is written back. 1: Alpha channel is not written back. Restrictions for Channel Write Masks: <ul style="list-style-type: none"> • A message with all four channels masked is not allowed. • This field is ignored for the deinterlace message. • This field must be set to zero for all gather4* messages. • This field must be set to zero for sample_8x8 in VSA mode. • For Sample_8x8 messages, Alpha/Blue/Red channels should be always masked (set to 1) and only Green channel is enabled (set to 0). 													
14	Blue Write Channel Mask Enables the blue channel to be written back to the originating thread. See Alpha Channel Write Mask for usage restrictions.													
13	Green Write Channel Mask Enables the green channel to be written back to the originating thread. See Alpha Channel Write Mask for usage restrictions.													
12	Red Write Channel Mask Enables the red channel to be written back to the originating thread. See Alpha Channel Write Mask for usage restrictions.													
11:8	U Offset													

SAMPLER_MSG_HEADER - Sampler Message Header

		<p>Format:</p> <p>The u offset from the _aoffimmi modifier on the <i>sample</i> or <i>ld</i> instruction in DX10. Must be zero if the Surface Type is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.</p> <ul style="list-style-type: none"> • This field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages. • This field is ignored if the <i>offu</i> parameter is included in the gather4* messages. 	S3
7:4	V Offset	<p>Format:</p> <p>The v offset from the _aoffimmi modifier on the <i>sampleworld</i> instruction in DX10. Must be zero if the Surface Type is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.</p> <ul style="list-style-type: none"> • This field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages. • This field is ignored if the <i>offu</i> parameter is included in the gather4* messages. 	S3
3:0	R Offset	<p>Format:</p> <p>The r offset from the _aoffimmi modifier on the <i>sample</i> or <i>ld</i> instruction in DX10. Must be zero if the Surface Type is SURFTYPE_CUBE or SURFTYPE_BUFFER. Must be set to zero if _aoffimmi is not specified. Format is S3 2's complement.</p> <p>This field is ignored for the sample_unorm*, sample_8x8, and deinterlace messages.</p> <p>Texel offsets can only be applied to messages with floating-point normalized coordinates or integer non-normalized coordinates.</p>	S3
3	31:4	<p>Sampler State Pointer</p> <p>Specifies the 16-byte aligned pointer to the sampler state table. This field is ignored for <i>ld</i> and <i>resinfo</i> message types. This pointer is relative to the Dynamic State Base Address or Bindless Sampler State Base Address depending on the setting of Sampler State Base Address Select field below.</p> <p>Format = StateOffset[31:4]</p> <p>The Sampler State Pointer does not have to be defined by the Message Header (many messages do not require a message header). The Sampler State Pointer may be delivered from the Command Streamer without the need for a Message Header.</p>	
	3:1	<p>Reserved</p> <p>Format:</p>	MBZ
	0	<p>Sampler State Base Address Select</p> <p>Selects which base address is used for sampler state accesses.</p> <p>The Sampler State Base Address Select does not have to be defined by the Message Header (many messages do not require a message header). The Sampler State Base Address Select may be delivered from the Command Streamer without the need for a Message Header.</p>	
Value	Name	Description	

SAMPLER_MSG_HEADER - Sampler Message Header

		0h	SAMP_DYNAMIC [Default]	Use Dynamic State Base Address
		1h	SAMP_BINDLESS	Use Bindless Sampler State Base Address
4	31:0	Reserved	Format:	MBZ
5	31:0	Reserved	Format:	MBZ
6	31:0	Reserved		
7	31:0	Reserved		

SCALER_COEFFICIENT_FORMAT

SCALER_COEFFICIENT_FORMAT																			
DWord	Bit	Description																	
0	15	Sign <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Positive</td> </tr> <tr> <td>1b</td> <td>Negative</td> </tr> </tbody> </table>	Value	Name	0b	Positive	1b	Negative											
Value	Name																		
0b	Positive																		
1b	Negative																		
14	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																		
Format:	MBZ																		
13:12	Exponent All the tap coefficients use 2 bits of exponent. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>2</td> <td>x2 or mantissa is b.bbbbbbbb</td> </tr> <tr> <td>01b</td> <td>1</td> <td>x1 or mantissa is 0.bbbbbbbb..</td> </tr> <tr> <td>10b</td> <td>0.5</td> <td>x0.5 or mantissa is 0.0bbbbbbb..</td> </tr> <tr> <td>11b</td> <td>0.25</td> <td>x0.25 or mantissa is 0.00bbbbbbb..</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Name	Description	00b	2	x2 or mantissa is b.bbbbbbbb	01b	1	x1 or mantissa is 0.bbbbbbbb..	10b	0.5	x0.5 or mantissa is 0.0bbbbbbb..	11b	0.25	x0.25 or mantissa is 0.00bbbbbbb..	Others	Reserved	Reserved
Value	Name	Description																	
00b	2	x2 or mantissa is b.bbbbbbbb																	
01b	1	x1 or mantissa is 0.bbbbbbbb..																	
10b	0.5	x0.5 or mantissa is 0.0bbbbbbb..																	
11b	0.25	x0.25 or mantissa is 0.00bbbbbbb..																	
Others	Reserved	Reserved																	
11:3	Mantissa All the tap coefficients use all 9 bits of mantissa.																		
2:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ														
Access:	RO																		
Format:	MBZ																		

SCISSOR_RECT

SCISSOR_RECT								
Source:	RenderCS							
Size (in bits):	64							
Default Value:	0x00000000, 0x00000000							
Description								
<p>The viewport-specific state used by the SF unit (SCISSOR_RECT) is stored as an array of up to 16 elements, each of which contains the DWords described below. The start of each element is spaced 2 DWords apart. The location of first element of the array, as specified by Pointer to SCISSOR_RECT, is aligned to a 64-byte boundary.</p>								
Restriction								
<p>When executed in the POCS command stream, this command programs the scissor state for the SFR stage of the POCS pipeline</p>								
DWord	Bit	Description						
0	31:16	Scissor Rectangle Y Min						
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Specifies Y Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates less than Y Min will be clipped out if Scissor Rectangle is enabled. NOTE: If Y Min is set to a value greater than Y Max, all primitives will be discarded for this viewport.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,16383]</td><td></td></tr> </table>	Format:	U16	Specifies Y Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates less than Y Min will be clipped out if Scissor Rectangle is enabled. NOTE: If Y Min is set to a value greater than Y Max, all primitives will be discarded for this viewport.		Value	Name
Format:	U16							
Specifies Y Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates less than Y Min will be clipped out if Scissor Rectangle is enabled. NOTE: If Y Min is set to a value greater than Y Max, all primitives will be discarded for this viewport.								
Value	Name							
[0,16383]								
	15:0	Scissor Rectangle X Min						
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangle is enabled. NOTE: If X Min is set to a value greater than X Max, all primitives will be discarded for this viewport.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,16383]</td><td></td></tr> </table>	Format:	U16	Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangle is enabled. NOTE: If X Min is set to a value greater than X Max, all primitives will be discarded for this viewport.		Value	Name
Format:	U16							
Specifies X Min coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) X coordinates less than X Min will be clipped out if Scissor Rectangle is enabled. NOTE: If X Min is set to a value greater than X Max, all primitives will be discarded for this viewport.								
Value	Name							
[0,16383]								
1	31:16	Scissor Rectangle Y Max						
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Specifies Y Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than Y Max will be clipped out if Scissor Rectangle is enabled.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,16383]</td><td></td></tr> </table>	Format:	U16	Specifies Y Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than Y Max will be clipped out if Scissor Rectangle is enabled.		Value	Name
Format:	U16							
Specifies Y Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than Y Max will be clipped out if Scissor Rectangle is enabled.								
Value	Name							
[0,16383]								

SCISSOR_RECT

	15:0	Scissor Rectangle X Max
		Format:
Specifies X Max coordinate of (inclusive) Scissor Rectangle used for scissor test. Pixels with (Draw Rectangle-relative) Y coordinates greater than X Max will be clipped out if Scissor Rectangle is enabled.		
Value	Name	
0-16383		

Scratch Hword Block Message Header

MH_A32_HWB - Scratch Hword Block Message Header						
DWord	Bit	Description				
0..2	95:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
3	31:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
4	31:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
5	31:10	Scratch Buffer <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[27:6]</td> </tr> </table> <p>Specifies the surface state offset for the Scratch Buffer surface (SURFTYPE_SCRATCH).</p>	Format:	SurfaceStateOffset[27:6]		
Format:	SurfaceStateOffset[27:6]					
9:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
6..7	63:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

SF_CLIP_VIEWPORT

SF_CLIP_VIEWPORT						
Source: RenderCS Size (in bits): 512 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000						
Restriction						
When executed in the POCS command stream, this command programs the viewport state for the CLR and SFR stage of the POCS pipeline.						
DWord	Bit	Description				
0	31:0	Viewport Matrix Element m00 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
1	31:0	Viewport Matrix Element m11 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
2	31:0	Viewport Matrix Element m22 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
3	31:0	Viewport Matrix Element m30 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
4	31:0	Viewport Matrix Element m31 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
5	31:0	Viewport Matrix Element m32 <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
6	31:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
7	31:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
8	31:0	X Min Clip Guardband <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table> <p>. This 32-bit float represents the XMin guardband boundary (normalized to Viewport.XMin == -1.0f). This corresponds to the left boundary of the NDC guardband.</p>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					
9	31:0	X Max Clip Guardband <table border="1"> <tr> <td>Format:</td> <td>IEEE_FLOAT</td> </tr> </table> <p>This 32-bit float represents the XMax guardband boundary (normalized to Viewport..XMax == 1.0f). This corresponds to the right boundary of the NDC guardband.</p>	Format:	IEEE_FLOAT		
Format:	IEEE_FLOAT					

SF_CLIP_VIEWPORT

10	31:0	Y Min Clip Guardband		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
This 32-bit float represents the YMin guardband boundary (normalized to Viewport.YMin == -1.0f). This corresponds to the bottom boundary of the NDC guardband.				
11	31:0	Y Max Clip Guardband		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
This 32-bit float represents the YMax guardband boundary (normalized to Viewport.YMax == 1.0f). This corresponds to the top boundary of the NDC guardband.				
12	31:0	X Min ViewPort		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
This 32-bit float represents the Viewport.XMin.				
This is the X min of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
13	31:0	X Max ViewPort		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
This 32-bit float represents the Viewport.XMax.				
This is the X max of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
14	31:0	Y Min ViewPort		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
This 32-bit float represents the Viewport.YMin.				
This is the Y min of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				
15	31:0	Y Max ViewPort		
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">IEEE_FLOAT</td> </tr> </table>	Format:	IEEE_FLOAT
Format:	IEEE_FLOAT			
This 32-bit float represents the Viewport.Ymax.				
This is the Y max of the viewport extents as programmed by API, and this value should be programmed in Screen Space coordinate and not as normalized coordinate.				

SF_OUTPUT_ATTRIBUTE_DETAIL

SF_OUTPUT_ATTRIBUTE_DETAIL				
DWord	Bit	Description		
0	15	<p>Component Override W</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, the W component of this output Attribute is overridden by the W component of the constant vector specified by ConstantSource.</p>	Format:	Enable
Format:	Enable			
	14	<p>Component Override Z</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, the Z component of this output Attribute is overridden by the Z component of the constant vector specified by ConstantSource.</p>	Format:	Enable
Format:	Enable			
	13	<p>Component Override Y</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, the Y component of output Attribute is overridden by the Y component of the constant vector specified by ConstantSource.</p>	Format:	Enable
Format:	Enable			
	12	<p>Component Override X</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, the X component of output Attribute is overridden by the X component of the constant vector specified by ConstantSource.</p>	Format:	Enable
Format:	Enable			
	11	<p>Swizzle Control Mode</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>When Attribute Swizzle Enable is ENABLED, this bit controls whether attributes 0-15 or 16-31 are subject to the following swizzle controls:</p> <ul style="list-style-type: none"> • Component Override X/Y/Z/W • Constant Source • Swizzle Select • Source Attribute • WrapShortest Enables <p>Note that the Number of SF Output Attributes field specifies how many attributes are output. Note: This field does not impact any functions which provide separate states for all 32 attributes (e.g., Point sprite, Constant interpolation). Note: This field is only valid for the first indexed attribute (Attribute[0]). For all other indices, it is Reserved and MBZ.</p>	Format:	U1
Format:	U1			
	10:9	<p>Constant Source</p> <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This state selects a constant vector which can be used to override individual components of this Attribute</p>	Format:	U2
Format:	U2			

SF_OUTPUT_ATTRIBUTE_DETAIL				
		Value	Name	Description
		0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0
		1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0
		2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0
		3h	PRIM_ID	Constant.xyzw = PrimID (replicated)
8	Reserved			
	Access:		RO	
	Format:		MBZ	
7:6	Swizzle Select			
	Format:			U2
	This state, along with Source Attribute, specifies the source for this output Attribute.			
	Value	Name	Description	
	0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	
	1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].	
	2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.	
	3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.	
5	Reserved			
	Access:		RO	
	Format:		MBZ	
4:0	Source Attribute			
	Format:			U5
	This field selects the source attribute for this Attribute. Source attribute 0 corresponds to the first 128 bits of data indicated by Vertex URB Entry Read Offset			

SFC_8x8_AVs_COEFFICIENTS

SFC_8x8_AVs_COEFFICIENTS		
DWord	Bit	Description
0	31:24	ZeroYFilterCoefficient1 Format: S1.6 Range: [-2, +2)
	23:16	ZeroXFilterCoefficient1 Format: S1.6 Range: [-2, +2)
	15:8	ZeroYFilterCoefficient0 Format: S1.6 Range: [-2, +2)
	7:0	ZeroXFilterCoefficient0 Format: S1.6 Range: [-2, +2)
1	31:24	ZeroYFilterCoefficient3 Format: S1.6 Range: [-2, +2)
	23:16	ZeroXFilterCoefficient3 Format: S1.6 Range: [-2, +2)
	15:8	ZeroYFilterCoefficient2 Format: S1.6 Range: [-2, +2)
	7:0	ZeroXFilterCoefficient2 Format: S1.6 Range: [-2, +2)
2	31:24	ZeroYFilterCoefficient5 Format: S1.6 Range: [-2, +2)
	23:16	ZeroXFilterCoefficient5 Format: S1.6 Range: [-2, +2)

SFC_8x8_AVs_COEFFICIENTS

	15:8	ZeroYFilterCoefficient4
		Format: S1.6
		Range: [-2, +2)
	7:0	ZeroXFilterCoefficient4
		Format: S1.6
		Range: [-2, +2)
3	31:24	ZeroYFilterCoefficient7
		Format: S1.6
		Range: [-2, +2)
	23:16	ZeroXFilterCoefficient7
		Format: S1.6
		Range: [-2, +2)
	15:8	ZeroYFilterCoefficient6
		Format: S1.6
		Range: [-2, +2)
	7:0	ZeroXFilterCoefficient6
		Format: S1.6
		Range: [-2, +2)
4	31:24	OneXFilterCoefficient3
		Format: S1.6
		Range: [-2.0, +2.0)
	23:16	OneXFilterCoefficient2
		Format: S1.6
		Range: [-1.0, +1.0)
	15:0	Reserved
		Access: RO
		Format: MBZ
5	31:16	Reserved
		Access: RO
		Format: MBZ
	15:8	OneXFilterCoefficient5
		Format: S1.6
		Range: [-1.0, +1.0)
	7:0	OneXFilterCoefficient4
		Format: S1.6
		Range: [-2.0, +2.0)

SFC_8x8_AVs_COEFFICIENTS

6	31:24	OneYFilterCoefficient3
		Format: S1.6
		Range: [-2.0, +2.0)
7	23:16	OneYFilterCoefficient2
		Format: S1.6
		Range: [-1.0, +1.0)
7	15:0	Reserved
		Access: RO
		Format: MBZ
7	31:16	Reserved
		Access: RO
		Format: MBZ
7	15:8	OneYFilterCoefficient5
		Format: S1.6
		Range: [-1.0, +1.0)
7	7:0	OneYFilterCoefficient4
		Format: S1.6
		Range: [-2.0, +2.0)

SFC_AVSC_HROMA_COEFF_TABLE_BODY

SFC_AVSC_HROMA_COEFF_TABLE_BODY				
DWord	Bit	Description		
0..1	63:56	Table 1Y Filter Coefficient[[n],5] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> </table> Range: [-2, +2) Chroma table for Y-direction.	Format:	S1.6
Format:	S1.6			
Programming Notes Filter tap index3 in U/V 4-tap filtering				
55:48	Table 1X Filter Coefficient[[n],5] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> </table> Range: [-2, +2) Chroma table for X-direction.	Format:	S1.6	
Format:	S1.6			
Programming Notes Filter tap index3 in U/V 4-tap filtering				
	47:40	Table 1Y Filter Coefficient[[n],4] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> </table> Range: [-2, +2) Chroma table for Y-direction.	Format:	S1.6
Format:	S1.6			
Programming Notes Filter tap index 2 in U/V 4-tap filtering				
39:32	Table 1X Filter Coefficient[[n],4] <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> </table> Range: [-2, +2) Chroma table for X-direction.	Format:	S1.6	
Format:	S1.6			
Programming Notes Filter tap index 2 in U/V 4-tap filtering				

SFC_AV_S_CHROMA_COEFF_TABLE_BODY

	31:24	<p>Table 1Y Filter Coefficient[[n],3]</p> <table border="1"> <tr> <td>Format:</td><td>S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Chroma table for Y-direction.</p> <p>Programming Notes</p> <p>Filter tap index1 in U/V 4-tap filtering</p>	Format:	S1.6
Format:	S1.6			
	23:16	<p>Table 1X Filter Coefficient[[n],3]</p> <table border="1"> <tr> <td>Format:</td><td>S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Chroma table for X-direction.</p> <p>Programming Notes</p> <p>Filter tap index1 in U/V 4-tap filtering</p>	Format:	S1.6
Format:	S1.6			
	15:8	<p>Table 1Y Filter Coefficient[[n],2]</p> <table border="1"> <tr> <td>Format:</td><td>S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Chroma table for Y-direction.</p> <p>Programming Notes</p> <p>Filter tap index0 in U/V 4-tap filtering</p>	Format:	S1.6
Format:	S1.6			
	7:0	<p>Table 1X Filter Coefficient[[n],2]</p> <table border="1"> <tr> <td>Format:</td><td>S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Chroma table for X-direction.</p> <p>Programming Notes</p> <p>Filter tap index0 in U/V 4-tap filtering</p>	Format:	S1.6
Format:	S1.6			

SFC_AV_S_LUMA_COEFF_TABLE_BODY

SFC_AV_S_LUMA_COEFF_TABLE_BODY								
DWord	Bit	Description						
0..3	127:120	<p>Table 0Y Filter Coefficient[[n],7]</p> <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td> <td></td> </tr> <tr> <td>Luma table for Y-direction.</td> <td></td> </tr> </table> <p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6	Range: [-2, +2)		Luma table for Y-direction.	
Format:	S1.6							
Range: [-2, +2)								
Luma table for Y-direction.								
	119:112	<p>Table 0X Filter Coefficient[[n],7]</p> <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td> <td></td> </tr> <tr> <td>Luma table for X-direction.</td> <td></td> </tr> </table> <p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6	Range: [-2, +2)		Luma table for X-direction.	
Format:	S1.6							
Range: [-2, +2)								
Luma table for X-direction.								
	111:104	<p>Table 0Y Filter Coefficient[[n],6]</p> <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td> <td></td> </tr> <tr> <td>Luma table for Y-direction.</td> <td></td> </tr> </table> <p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6	Range: [-2, +2)		Luma table for Y-direction.	
Format:	S1.6							
Range: [-2, +2)								
Luma table for Y-direction.								
	103:96	<p>Table 0X Filter Coefficient[[n],6]</p> <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range: [-2, +2)</td> <td></td> </tr> <tr> <td>Luma table for X-direction.</td> <td></td> </tr> </table> <p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6	Range: [-2, +2)		Luma table for X-direction.	
Format:	S1.6							
Range: [-2, +2)								
Luma table for X-direction.								

SFC_AV_S_LUMA_COEFF_TABLE_BODY

	95:88	<p>Table 0Y Filter Coefficient[[n],5]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for Y-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			
	87:80	<p>Table 0X Filter Coefficient[[n],5]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for X-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			
	79:72	<p>Table 0Y Filter Coefficient[[n],4]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for Y-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			
	71:64	<p>Table 0X Filter Coefficient[[n],4]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for X-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			
	63:56	<p>Table 0Y Filter Coefficient[[n],3]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for Y-direction.</p>	Format:	S1.6
Format:	S1.6			

SFC_AV_S_LUMA_COEFF_TABLE_BODY

		<p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>
55:48	Table 0X Filter Coefficient[[n],3]	<p>Format: S1.6</p> <p>Range: [-2, +2)</p> <p>Luma table for X-direction.</p>
		<p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>
47:40	Table 0Y Filter Coefficient[[n],2]	<p>Format: S1.6</p> <p>Range: [-2, +2)</p> <p>Luma table for Y-direction.</p>
		<p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>
39:32	Table 0X Filter Coefficient[[n],2]	<p>Format: S1.6</p> <p>Range: [-2, +2)</p> <p>Luma table for X-direction.</p>
		<p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>
31:24	Table 0Y Filter Coefficient[[n],1]	<p>Format: S1.6</p> <p>Range: [-2, +2)</p> <p>Luma table for Y-direction.</p>
		<p>Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>

SFC_AV_S_LUMA_COEFF_TABLE_BODY

	23:16	<p>Table 0X Filter Coefficient[[n],1]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for X-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			
	15:8	<p>Table 0Y Filter Coefficient[[n],0]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for Y-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			
	7:0	<p>Table 0X Filter Coefficient[[n],0]</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">S1.6</td></tr> </table> <p>Range: [-2, +2)</p> <p>Luma table for X-direction.</p> <p style="text-align: center;">Programming Notes</p> <p>For 5x5 filter mode, table 0, 6 and 7 must be programmed to zero.</p>	Format:	S1.6
Format:	S1.6			

SFC_AVN_STATE_BODY

SFC_AVN_STATE_BODY									
DWord	Bit	Description							
0	31:24	Sharpness Level							
		Format: U8							
		When adaptive scaling is off, determines the balance between sharp and smooth scalers.							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td></td> <td>Contribute 1 from the smooth scalar</td> </tr> <tr> <td>255</td> <td></td> <td>Contribute 1 from the sharp scalar</td> </tr> </tbody> </table>	Value	Name	Description	0		Contribute 1 from the smooth scalar	255
Value	Name	Description							
0		Contribute 1 from the smooth scalar							
255		Contribute 1 from the sharp scalar							
Reserved									
23:7	Access: RO								
	Format: MBZ								
6:4	Transition Area with 4 Pixels								
	Format: U3								
Used in adaptive filtering to specify the width of the transition area for the 4 pixel calculation.									
1	31:24	Reserved							
		Access: RO							
		Format: MBZ							
	23:16	Max Derivative 4 Pixels							
		Format: U8							
		Used in adaptive filtering to specify the lower boundary of the smooth 4 pixel area.							
	15:8	Reserved							
		Access: RO							
	7:0	Format: MBZ							
		MAX Derivative Point 8							
		Format: U8							
	Used in adaptive filtering to specify the lower boundary of the smooth 8 pixel area.								

SFC_AV_S_STATE_BODY

2	31:13	Reserved																			
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ															
Access:	RO																				
Format:	MBZ																				
12:8	Input Horizontal Siting Value - Specifies the horizontal siting of the input																				
	<p>This is the Input horizontal Siting value for chroma. The programming is dependent on the input chroma format. The table below will specify valid values. For 444 format, horizontal chroma siting should be programmed to zero.</p> <p>For 420/422:</p> <table border="1"> <thead> <tr> <th>Value</th><th>Pixel fraction</th></tr> </thead> <tbody> <tr><td>00000</td><td>0</td></tr> <tr><td>00001</td><td>1/8</td></tr> <tr><td>00010</td><td>2/8</td></tr> <tr><td>00011</td><td>3/8</td></tr> <tr><td>00100</td><td>4/8</td></tr> <tr><td>00101</td><td>5/8</td></tr> <tr><td>00110</td><td>6/8</td></tr> <tr><td>00111</td><td>7/8</td></tr> <tr><td>01000</td><td>8/8</td></tr> </tbody> </table>		Value	Pixel fraction	00000	0	00001	1/8	00010	2/8	00011	3/8	00100	4/8	00101	5/8	00110	6/8	00111	7/8	01000
Value	Pixel fraction																				
00000	0																				
00001	1/8																				
00010	2/8																				
00011	3/8																				
00100	4/8																				
00101	5/8																				
00110	6/8																				
00111	7/8																				
01000	8/8																				
<p>The bit[12] should always be zero for 422/420 formats</p> <p>For 411 chroma format, the value is interpreted as</p> <p>[12:11]- Integer part of luma pixel.</p> <p>[10:8]- Fractional part between the pixels.</p>																					
Reserved																					
<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>		Access:	RO	Format:	MBZ																
Access:	RO																				
Format:	MBZ																				
3:0	Input Vertical Siting - Specifies the vertical siting of the input																				
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>000b</td><td>0</td></tr> <tr><td>0001b</td><td>1/8</td></tr> <tr><td>0010b</td><td>2/8</td></tr> <tr><td>0011b</td><td>3/8</td></tr> <tr><td>0100b</td><td>4/8</td></tr> <tr><td>0101b</td><td>5/8</td></tr> <tr><td>0110b</td><td>6/8</td></tr> <tr><td>0111b</td><td>7/8</td></tr> <tr><td>1000b</td><td>8/8</td></tr> </tbody> </table>		Value	Name	000b	0	0001b	1/8	0010b	2/8	0011b	3/8	0100b	4/8	0101b	5/8	0110b	6/8	0111b	7/8	1000b
Value	Name																				
000b	0																				
0001b	1/8																				
0010b	2/8																				
0011b	3/8																				
0100b	4/8																				
0101b	5/8																				
0110b	6/8																				
0111b	7/8																				
1000b	8/8																				
<p style="text-align: center;">Programming Notes</p>																					

		SFC_AVG_STATE_BODY
		For 444 and 422 format, vertical chroma siting should be programmed to zero.

SFC_FRAME_START_BODY

SFC_FRAME_START_BODY			
DWord	Bit	Description	
0	31:0	Reserved	
		Access:	RO
		Format:	MBZ

SFC_HDR_STATE

SFC_HDR_STATE																		
Size (in bits): 96 Default Value: 0x00000000, 0x00000000, 0x00000000																		
DWord	Bit	Description																
0..1	63:48	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																	
Format:	MBZ																	
47:12	Address <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[47:12]</td> </tr> </table> <p>Specifies the graphics base address used to fetch SFC_EOTF_OETF_STATE surface table into SFC.</p>	Format:	GraphicsAddress[47:12]															
Format:	GraphicsAddress[47:12]																	
11:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																	
Format:	MBZ																	
2	31:15	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ												
Access:	RO																	
Format:	MBZ																	
14:13	Surface Tiled Mode <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>For Media Surfaces: This field specifies the tiled resource mode.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>TRMODE_NONE</td> <td>No tiled resources</td> </tr> <tr> <td>1</td> <td>TRMODE_TILEYF</td> <td>4KB tiled resources</td> </tr> <tr> <td>2</td> <td>TRMODE_TILEYS</td> <td>64KB tiled resources</td> </tr> <tr> <td>3</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Format:	U2	Value	Name	Description	0	TRMODE_NONE	No tiled resources	1	TRMODE_TILEYF	4KB tiled resources	2	TRMODE_TILEYS	64KB tiled resources	3	Reserved	
Format:	U2																	
Value	Name	Description																
0	TRMODE_NONE	No tiled resources																
1	TRMODE_TILEYF	4KB tiled resources																
2	TRMODE_TILEYS	64KB tiled resources																
3	Reserved																	
12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																	
Format:	MBZ																	
11	Scratch Buffer Cache Select <table border="1"> <tr> <td>Default Value:</td> <td>0 Disable</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Default Value:	0 Disable	Format:	U1													
Default Value:	0 Disable																	
Format:	U1																	
	Programming Notes This must be set to 0																	

SFC_HDR_STATE

	Compression Type				
10	<table border="1"> <tr> <td>Default Value:</td><td>0 Disable</td></tr> <tr> <td>Format:</td><td>boolean</td></tr> </table> <p>This field is applicable only when Memory compression is enabled .As memory compression is not supported on this surface, it must be 0.</p>	Default Value:	0 Disable	Format:	boolean
Default Value:	0 Disable				
Format:	boolean				
9	Memory Compression Enable <table border="1"> <tr> <td>Default Value:</td><td>0 Disable</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p style="text-align: center;">Programming Notes</p> <p>Memory compression is not supported for this surface Must be 0.</p>	Default Value:	0 Disable	Format:	Enable
Default Value:	0 Disable				
Format:	Enable				
8:7	Arbitration Priority Control				
	<table border="1"> <tr> <td>Format:</td><td>HEVC_ARBITRATION_PRIORITY</td></tr> </table>	Format:	HEVC_ARBITRATION_PRIORITY		
Format:	HEVC_ARBITRATION_PRIORITY				
6:1	Index to Memory Object Control State (MOCS) Tables				
	<table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers. The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.</p>	Format:	U6		
Format:	U6				
0	Reserved				

SFC_HISTOGRAM_SURFACE

SFC_HIST_SURF - SFC_HISTOGRAM_SURFACE

SFC would output histogram to a surface with 256-bins when histogram streamout is enabled in SFC_STATE. This represent the write out surface structure.

DWord	Bit	Description
0..3	127:96	HistogramBinLumaY[3] Format: U32
	95:64	HistogramBinLumaY[2] Format: U32
	63:32	HistogramBinLumaY[1] Format: U32
	31:0	HistogramBinLumaY[0] Format: U32
4..255	31:0	HistogramBinLumaY[4..255]

SFC_IEF_STATE_BODY

SFC_IEF_STATE_BODY			
DWord	Bit	Description	
0	31:28	Reserved	
		Access:	RO
		Format:	MBZ
	27:23	R3c Coefficient	
		Default Value:	5
		Format:	U0.5
		IEF smoothing coefficient, see <i>IEF map</i> .	
	22:18	R3x Coefficient	
		Default Value:	5
		Format:	U0.5
		IEF smoothing coefficient, see <i>IEF map</i> .	
1	17:12	Strong Edge Threshold	
		Default Value:	8
		Format:	U6
		If EM > Strong Edge Threshold the basic VSA detects a strong edge.	
	11:6	Weak Edge Threshold	
2		Default Value:	1
		Format:	U6
		If Strong Edge Threshold > EM > Weak Edge Threshold the basic VSA detects a weak edge.	
	5:0	Gain Factor	
		Default Value:	44
		Format:	U6
		User control sharpening strength.	
	31:27	R5c Coefficient	
		Default Value:	7
		Format:	U0.5
		IEF smoothing coefficient, see <i>IEF map</i> .	

SFC_IEF_STATE_BODY

	26:22	R5cx Coefficient	Default Value:	7	
			Format:	U0.5	
		IEF smoothing coefficient, see <i>IEF map</i> .			
	21:17	R5x Coefficient	Default Value:	7	
			Format:	U0.5	
		IEF smoothing coefficient, see <i>IEF map</i> .			
	16:14	Strong Edge Weight	Default Value:	7	
			Format:	U3	
		Sharpening strength when a <u>STRONG</u> edge is found in basic VSA.			
	13:11	Regular Weight	Default Value:	2	
			Format:	U3	
		Sharpening strength when a <u>WEAK</u> edge is found in basic VSA.			
	10:8	Non Edge Weight	Default Value:	1	
			Format:	U3	
		. Sharpening strength when NO EDGE is found in basic VSA.			
	7:0	Global Noise Estimation	Default Value:	255	
			Format:	U8	
		Global noise estimation of previous frame.			
2	31:28	Reserved	Access:	RO	
			Format:	MBZ	
	27:22	Hue_Max	Default Value:	14	
			Format:	U6	
		Rectangle half width.			
	21:16	Sat_Max	Default Value:	31	
			Format:	U6	
		Rectangle half length.			
	15:8	STD Cos(alpha)	Format:	S0.7	
		Default Value = 79/128			

SFC_IFE_STATE_BODY							
	7:0	STD Sin(alpha) Format: Default Value = 101/128					
3							
31:24	V_Mid	Default Value: Format: Rectangle middle-point V coordinate.					
		154 U8					
23:16	U_Mid	Default Value: Format: Rectangle middle-point U coordinate.					
		110 U8					
15	VY_STD_Enable	Format: Enables STD in the VY subspace.					
		Enable					
14:12	Diamond Margin	Default Value: Format:					
		4 U3					
11	Reserved	Access: Format:					
		RO MBZ					
10:0	S3U	Format: Slope 3 of the upper part of the detection PWLF.					
		0/256					
4	31	Skin Detail Factor Format: This flag bit is in operation only when one of the following conditions exists: <ul style="list-style-type: none">• when the control bit SkinToneTunedIEF_Enable is on.• When SkinDetailFactor is equal to 0, sign(SkinDetailFactor) is equal to +1, and the content of the detected skin tone area is detail revealed. When SkinDetailFactor is equal to 1, sign(SkinDetailFactor) is equal to -1, and the content of the detected skin tone area is not detail revealed.					
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Detail Revealed [Default]</td></tr> <tr> <td>1</td><td>Not Detail Revealed</td></tr> </tbody> </table>	Value	Name	0	Detail Revealed [Default]	1
Value	Name						
0	Detail Revealed [Default]						
1	Not Detail Revealed						

SFC_IFE_STATE_BODY

	30:24	Diamond_du	Default Value:	0	
		Format:		S6	
		Rhombus center shift in the sat-direction, relative to the rectangle center.			
	23:21	HS_margin	Default Value:	3	
		Format:		U3	
		Defines rectangle margin.			
	20:13	Diamond_alpha	Format:	U2.6	
		$1 / \tan()$			
		Deafult: 100/64			
	12:7	Diamond_Th	Default Value:	35	
		Format:		U6	
		Half length of the rhombus axis in the sat-direction.			
	6:0	Diamond_dv	Default Value:	0	
		Format:		S6	
		Rhombus center shift in the hue-direction, relative to the rectangle center.			
5	31:24	Y_point_4	Default Value:	255	
		Format:		U8	
		Fourth point of the Y piecewise linear membership function.			
	23:16	Y_point_3	Default Value:	254	
		Format:		U8	
		Third point of the Y piecewise linear membership function.			
	15:8	Y_point_2	Default Value:	47	
		Format:		U8	
		Second point of the Y piecewise linear membership function.			
	7:0	Y_point_1	Default Value:	46	
		Format:		U8	
		First point of the Y piecewise linear membership function.			

SFC_IFE_STATE_BODY

6	31:16	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO
Access:	RO			
Format:	MBZ			
7	15:0	INV_Margin_VYL		
		<table border="1"> <tr> <td>Format:</td><td>U0.16</td></tr> </table>	Format:	U0.16
Format:	U0.16			
<p>1 / Margin_VYL Default: 3300/65536</p>				
8	31:24	P1L		
		<table border="1"> <tr> <td>Default Value:</td><td>216</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Y Point 1 of the lower part of the detection PWLF.</p>	Default Value:	216
Default Value:	216			
Format:	U8			
23:16	POL			
	<table border="1"> <tr> <td>Default Value:</td><td>46</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Y Point 0 of the lower part of the detection PWLF.</p>	Default Value:	46	Format:
Default Value:	46			
Format:	U8			
15:0	INV_Margin_VYU			
	<table border="1"> <tr> <td>Format:</td><td>U0.16</td></tr> </table>	Format:	U0.16	
Format:	U0.16			
<p>1 / Margin_VYL Default: 1600/65536</p>				
9	31:24	B1L		
		<table border="1"> <tr> <td>Default Value:</td><td>130</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>V Bias 1 of the lower part of the detection PWLF.</p>	Default Value:	130
Default Value:	130			
Format:	U8			
23:16	B0L			
	<table border="1"> <tr> <td>Default Value:</td><td>133</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>V Bias 0 of the lower part of the detection PWLF.</p>	Default Value:	133	Format:
Default Value:	133			
Format:	U8			
15:8	P3L			
	<table border="1"> <tr> <td>Default Value:</td><td>236</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Y Point 3 of the lower part of the detection PWLF.</p>	Default Value:	236	Format:
Default Value:	236			
Format:	U8			
10	7:0	P2L		
		<table border="1"> <tr> <td>Default Value:</td><td>236</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>Y Point 2 of the lower part of the detection PWLF.</p>	Default Value:	236
Default Value:	236			
Format:	U8			

SFC_IFE_STATE_BODY

9	31:27	Y_Slope_2
		Format:
		U2.3
	Slope between points Y3 and Y4.	
	Default: 31/8	
	26:16	S0L
		Format:
		S2.8
	Slope 0 of the lower part of the detection PWLF.	
	Default: -5/256	
	15:8	B3L
		Default Value:
		130
		Format:
	V Bias 3 of the lower part of the detection PWLF.	
	7:0	B2L
		Default Value:
		130
		Format:
	V Bias 2 of the lower part of the detection PWLF.	
10	31:22	Reserved
		Access:
		RO
		Format:
		MBZ
	21:11	S2L
		Format:
		S2.8
	Default: 0/256	
	Slope 2 of the lower part of the detection PWLF.	
	10:0	S1L
		Format:
		S2.8
	Default: 0/256	
	Slope 1 of the lower part of the detection PWLF.	
11	31:27	Y_Slope1
		Format:
		U2.3
		Slope between points Y1 and Y2.
	Default: 31/8	

SFC_IFE_STATE_BODY

		P1U				
	26:19	Default Value:	66			
		Format:	U8			
	Y Point 1 of the upper part of the detection PWLF.					
	18:11	POU				
		Default Value:	46			
		Format:	U8			
	Y Point 0 of the upper part of the detection PWLF.					
	10:0	S3L				
		Format:	S2.8			
	Slope 3 of the lower part of the detection PWLF.					
	Default: 0/256					
12	31:24	B1U				
		Default Value:	163			
		Format:	U8			
	V Bias 1 of the upper part of the detection PWLF.					
	23:16	BOU				
		Default Value:	143			
		Format:	U8			
	V Bias 0 of the upper part of the detection PWLF.					
	15:8	P3U				
		Default Value:	236			
		Format:	U8			
	Y Point 3 of the upper part of the detection PWLF.					
	7:0	P2U				
		Default Value:	150			
		Format:	U8			
	Y Point 2 of the upper part of the detection PWLF.					
13	31:27	Reserved				
		Access:	RO			
		Format:	MBZ			
	26:16	SOU				
		Format:	S2.8			
	Slope 0 of the upper part of the detection PWLF.					
	Default: 256/256					

SFC_IFE_STATE_BODY

	15:8	B3U				
		Default Value:	140			
		Format:	U8			
	V Bias 3 of the upper part of the detection PWLF.					
	7:0	B2U				
		Default Value:	200			
		Format:	U8			
	V Bias 2 of the upper part of the detection PWLF.					
14	31:22	Reserved				
		Access:	RO			
		Format:	MBZ			
	21:11	S2U				
		Format:	S2.8			
	Default: -179/256					
	Slope 2 of the upper part of the detection PWLF.					
	10:0	S1U				
		Format:	S2.8			
	Default: 113/256					
	Slope 1 of the upper part of the detection PWLF.					
15	31:29	Reserved				
		Access:	RO			
		Format:	MBZ			
	28:16	C1				
		Default Value:	0			
		Format:	S2.10			
	Transform coefficient					
	15:3	C0				
		Default Value:	1024			
		Format:	S2.10			
	Transform coefficient					
	2	Reserved				
		Access:	RO			
		Format:	MBZ			
	1	YUV Channel Swap				
	0	Transform Enable				

SFC_IEF_STATE_BODY

16	31:26	Reserved			
		Access:	RO		
	25:13	Format:	MBZ		
		C3			
17		Default Value:	0		
		Format:	S2.10		
		Transform coefficient			
		C2			
18	12:0	Default Value:	0		
		Format:	S2.10		
	31:26	Transform coefficient			
		Reserved			
19		Access:	RO		
		Format:	MBZ		
25:13	C5				
	Default Value:	0			
	17		Format:	S2.10	
			Transform coefficient		
18	12:0	C4			
		Default Value:	1024		
		Format:	S2.10		
		Transform coefficient			
19	31:13	Reserved			
		Access:	RO		
		Format:	MBZ		
		Transform coefficient			

SFC_IEF_STATE_BODY

	12:0	C8 Default Value: 1024 Format: S2.10 Transform coefficient
20	31:22	Reserved Access: RO Format: MBZ
	21:11	Offset out 1 Default Value: 0 Format: S2.8 Offset out for Y/R.
	10:0	Offset in 1 Default Value: 0 Format: S2.8 Offset in for Y/R.
	31:22	Reserved Access: RO Format: MBZ
21	21:11	Offset out 2 Default Value: 0 Format: S2.8 Offset out for U/G.
	10:0	Offset in 2 Default Value: 0 Format: S2.8 Offset in for U/G.
	31:22	Reserved Access: RO Format: MBZ
	21:11	Offset out 3 Default Value: 0 Format: S2.8 Offset out for V/B.
22	10:0	Offset in 3 Default Value: 0 Format: S2.8 Offset in for V/B.

SFC_LOCK_BODY

SFC_LOCK_BODY																																						
DWord	Bit	Description																																				
0	31:3	Reserved																																				
		Access:	RO																																			
		Format:	MBZ																																			
	2	SFC_disable This bit can be programmed only in VE-SFC split frame mode. It is set to 1 to disable the SFC if the source region Xoffset of SFC is either less than the VEBOX StartX or greater than VEBOX Endx-64(Values which are programmed in VEB_DI_IECP Dword) for that particular VEBOX. When programmed to 1, VEBOX does not lock with SFC and any SFC STATES, if programmed, would not be sent to SFC.																																				
	1	Pre-Scaled Output Surface Output Enable VD - Reconstructed Pixel Output Enable For VD Mode, this field specifies the enabling of writing out the display reconstructed pixel to memory. It could be pre or post- ILDB filter pixel output based on the pre- and post- filter setting in the AVC state command. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Pre- Deblock Flag</th> <th style="text-align: center; padding: 2px;">Post- Deblock Flag</th> <th style="text-align: center; padding: 2px;">VD Pixels Output to Memory</th> <th style="text-align: center; padding: 2px;">VD Pixels Output to SFC</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0</td> <td style="text-align: center; padding: 2px;">0</td> <td style="text-align: center; padding: 2px;">Invalid for SFC Mode</td> <td style="text-align: center; padding: 2px;">Invalid for SFC Mode</td> </tr> <tr> <td style="text-align: center; padding: 2px;">0</td> <td style="text-align: center; padding: 2px;">1</td> <td style="text-align: center; padding: 2px;">Filtered Pixels (allow ON/OFF)</td> <td style="text-align: center; padding: 2px;">Filter Pixels Sent to SFC for Scaling</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1</td> <td style="text-align: center; padding: 2px;">0</td> <td style="text-align: center; padding: 2px;">Non-filter (bypass) pixels (allow ON/OFF)</td> <td style="text-align: center; padding: 2px;">Non-Filter Pixels Sent to SFC for Scaling</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1</td> <td style="text-align: center; padding: 2px;">1</td> <td style="text-align: center; padding: 2px;">Non-filter (bypass) pixels (allow ON/OFF) Filtered pixels (always OFF)</td> <td style="text-align: center; padding: 2px;">Filter Pixels Sent to SFC for Scaling.</td> </tr> </tbody> </table> VE - image enhanced pixel Output Enable For VE Mode, this field indicates if the VEBOX will enable writing out the image enhanced pixels to memory which is streamed to SFC pipeline for scaling. Filtered data is streamed directly from VEBOX to SFC through a dedicated internal interface. The pixel data send from VE to SFC is YUV format in 12-bit precision irrespective of VEBOX input surface type, pixel precision, chroma format, and color format (RGBA/YUVA). The following table shows allowed usage with VE -image enhanced pixel output enable along with SFC being enabled. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">VE Output Surface Format</th> <th style="text-align: center; padding: 2px;">Bits per channel</th> <th style="text-align: center; padding: 2px;">Can SFC be enabled ?</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">Y8/ NV12/ AYUV/ YUYV/YYVU/UYVY/VYUY</td> <td style="text-align: center; padding: 2px;">8bit</td> <td style="text-align: center; padding: 2px;">Yes</td> </tr> <tr> <td style="text-align: center; padding: 2px;">RGB8</td> <td style="text-align: center; padding: 2px;">8bit</td> <td style="text-align: center; padding: 2px;">No</td> </tr> <tr> <td style="text-align: center; padding: 2px;">RGB10</td> <td style="text-align: center; padding: 2px;">10bit</td> <td style="text-align: center; padding: 2px;">No</td> </tr> <tr> <td style="text-align: center; padding: 2px;">RGB16</td> <td style="text-align: center; padding: 2px;">16bit</td> <td style="text-align: center; padding: 2px;">No</td> </tr> </tbody> </table>		Pre- Deblock Flag	Post- Deblock Flag	VD Pixels Output to Memory	VD Pixels Output to SFC	0	0	Invalid for SFC Mode	Invalid for SFC Mode	0	1	Filtered Pixels (allow ON/OFF)	Filter Pixels Sent to SFC for Scaling	1	0	Non-filter (bypass) pixels (allow ON/OFF)	Non-Filter Pixels Sent to SFC for Scaling	1	1	Non-filter (bypass) pixels (allow ON/OFF) Filtered pixels (always OFF)	Filter Pixels Sent to SFC for Scaling.	VE Output Surface Format	Bits per channel	Can SFC be enabled ?	Y8/ NV12/ AYUV/ YUYV/YYVU/UYVY/VYUY	8bit	Yes	RGB8	8bit	No	RGB10	10bit	No	RGB16	16bit	No
Pre- Deblock Flag	Post- Deblock Flag	VD Pixels Output to Memory	VD Pixels Output to SFC																																			
0	0	Invalid for SFC Mode	Invalid for SFC Mode																																			
0	1	Filtered Pixels (allow ON/OFF)	Filter Pixels Sent to SFC for Scaling																																			
1	0	Non-filter (bypass) pixels (allow ON/OFF)	Non-Filter Pixels Sent to SFC for Scaling																																			
1	1	Non-filter (bypass) pixels (allow ON/OFF) Filtered pixels (always OFF)	Filter Pixels Sent to SFC for Scaling.																																			
VE Output Surface Format	Bits per channel	Can SFC be enabled ?																																				
Y8/ NV12/ AYUV/ YUYV/YYVU/UYVY/VYUY	8bit	Yes																																				
RGB8	8bit	No																																				
RGB10	10bit	No																																				
RGB16	16bit	No																																				

SFC_LOCK_BODY				
		Y16/ P216/P016/ Y216/ Y416	16bit	
		When DN is enabled, DN output is always on. When DI is Enabled, VE must send the first DI constructed surface to SFC in case VEBOX state indicate two DI frames output, while stream out the second DI constructed surface to memory. Else the DI output which is enabled will be sent out to SFC. VE output surface Type is programmed in VE_State command.		
0	VE-SFC Pipe Select			

SFC_STATE_BODY

SFC_STATE_BODY																	
DWord	Bit	Description															
0	31:24	Reserved															
		Access:	RO														
		Format:	MBZ														
	23	Top/Bottom field first															
		Format:	Boolean														
		This bit indicates whether the interlaced data is top field first or bottom field first. This bit is valid only when the Input frame data format is set to field mode.															
		0 - Top field first 1 - Bottom field first.															
	22	Top/Bottom field															
		Format:	Boolean														
		This bit indicates whether the frame data is top or bottom field data. This bit is valid only when the Input frame data format is set to field mode.															
		0 - Top field 1 - Bottom field.															
21:20	Output frame data format																
		Format:	U2														
		This field specifies the format of Output Frame according to the following table.															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>Progressive - Frame has progressive data.</td> </tr> <tr> <td>01b</td> <td></td> <td>Interleaved - Frame has top and bottom field data interleaved.</td> </tr> <tr> <td>10b</td> <td></td> <td>Field mode - Frame has interlaced data where top field and bottom field are processed as a separate frame.</td> </tr> <tr> <td>11b</td> <td></td> <td>Reserved</td> </tr> </tbody> </table>		Value	Name	Description	00b		Progressive - Frame has progressive data.	01b		Interleaved - Frame has top and bottom field data interleaved.	10b		Field mode - Frame has interlaced data where top field and bottom field are processed as a separate frame.	11b	
Value	Name	Description															
00b		Progressive - Frame has progressive data.															
01b		Interleaved - Frame has top and bottom field data interleaved.															
10b		Field mode - Frame has interlaced data where top field and bottom field are processed as a separate frame.															
11b		Reserved															
19:18			Input frame data format														
		Format:	U2														
		This field specifies the format of Input frame according to the following table.															

SFC_STATE_BODY				
		Value	Name	Description
		00b		Progressive - Frame has progressive data. Valid in VD+SFC, VE+SFC and HCP+SFC engine modes.
		01b		Interleaved - Frame has top and bottom field data interleaved. Top and Bottom field are interleaved. Valid only in VE+SFC mode.
		10b		Field mode - Frame has interlaced data where top field and bottom field are processed a separate frame. Valid in VD+SFC, VE+SFC and HCP+SFC engine modes.
		11b		Reserved
17:14	Reserved			
	Access:	RO		
	Format:	MBZ		
13:12	SFC Engine Mode			
	Format:	U2		
		Value	Name	Description
		00b		Single SFC mode.
		01b		Left Most SFC in scalability/split-frame mode.
		10b		Right Most SFC in scalability/split-frame mode.
		11b		Middle SFC in scalability/split-frame mode.
	Programming Notes			
	If SFC Pipe Mode is HCP-to-SFC and VE-to-SFC modes . Programmer need to ensure SFC Engine Mode bits programmed is the same as HCP_PIPE_MODE_SELECT command, Multi-Engine Modebits. For VE-SFC mode, this field has to be programmed according to the position of the split This Field is ignored for other SFC Pipe Mode.			
	Restriction			
	In case of scalability, the tile width has to be a minimum of 128.			
11	Reserved			
	Access:	RO		
	Format:	MBZ		
10:8	VD/VE Input Ordering Mode			
	Format:	U3		
	<ul style="list-style-type: none"> • VD mode: (SFC pipe mode set as "0") • VE mode: (pipe mode set as "1 and 4") 			

SFC_STATE_BODY

For values for each mode, please refer to the table below:

- HCP mode : SFC Pipe Mode set as "2"

For values for each mode, please refer to the table below:

Value	Name	Description	Exists If
0		16x16 block z-scan order - no shift	//VD Mode
1		16x16 block z-scan order - 4 pixels shift upward	//VD Mode
2		8x8 block jpeg z-scan order	//VD Mode
3		16x16 block jpeg z-scan order	//VD Mode
4		16x16 block VP8 row-scan order - no shift	//VD Mode
5-7		Reserved	//VD Mode
0		16x16 block HEVC Decoderrow-scan order -4 pixel shift upward	//HCP Mode
1		32x32block HEVC Decoderrow-scan order -4 pixel shift upward	//HCP Mode
2		64x64 block HEVC Decoder row-scan order -4 pixel shift upward	//HCP Mode
3		64x64 block VP9 Decoderrow-scan order - 8 pixel shift upward	//HCP Mode
[4-7]		Reserved	//HCP Mode
0		8x4 block column order, 64 pixel column	//VE Mode
1		4x4 block column order, 64 pixel column	//VE Mode
[2-7]		Reserved	//VE Mode

Programming Notes

This field shall be programmed according to video modes used in VDBOX. NOTE: SFC supports progressive input and output only (Interlaced/MBAFF is not supported).

Video Mode	Surface Format	SFC Input Chroma Sub-Sampling	VD/VE Input Ordering Mode
VC1 w/o LF and w/o OS Note: VC1 LF applies for either ILDB	420 (NV12)	1	0
VC1 w/ LF or w/ OS or w/ both Note: VC1 LF applies for either ILDB		INVALID with SFC	INVALID with SFC
AVC w/o LF	Monochrome	0	0
AVC w/o LF	420 (NV12)	1	0
AVC with LF	Monochrome	0	1
AVC/VP8 with LF	420 (NV12)	1	1
VP8 w/o LF	420 (NV12)	1	4
JPEG (YUV Interleaved)	Monochrome	0	2
JPEG (YUV Interleaved)	420	1	3
JPEG (YUV Interleaved)	422H_2Y	2	2
JPEG (YUV Interleaved)	422H_4Y	2	3
JPEG (YUV Interleaved)	444	4	2

SFC_STATE_BODY

JPEG (YUV Interleaved)	411	5	2	
This field shall be programmed according to Image enhancement modes used in VEBOX.				
VEBOX MODE	VEBOX Single Pipe Enable Bit	SFC Input Surface Format	SFC Input Chroma Sub Sampling	VD/VE Input Ordering Mode
1. DN/HP with RGB input	1	Monochrome	0	1
2. Camera pipe (DM) enabled	1	420 (NV12)	1	1
3. IECP with FECSC, CCM, FGC filters enabled	1	422H	2	1
4. All other modes: (Legacy DN/DI/IECP features)	1	444	4	1
Video Mode	Surface Format	SFC Input Chroma Sub-Sampling	VD/VE Input Ordering Mode	
JPEG (YUV Interleaved)	411	1	2	

This field shall be programmed according to video mode used in HCP. Note: SFC supports progressive input and output only (interlace/mbaff is not supported).

Video Mode	Surface Format	SFC Input Chroma Sub Sampling	VD/VE Input ordering mode
HEVC 16x16 LCU	420/422/444	1 / 2 / 4	0
HEVC 32x32 LCU	420/422/444	1 / 2 / 4	1
HEVC 64x64 LCU	420/422/444	1/ 2 / 4	2
VP9 64x64 LCU	420/444	1 / 4	3 / 4

7:4 SFC Input Chroma Sub-Sampling

Value	Name	Description
0	4:0:0	SFC to insert UV channels
1	4:2:0	
2	4:2:2 Horizontal	VD: 2:1:1
3	Reserved	
4	4:4:4 Progressive/Interleaved	
5	4:1:1	
[6-15]	Reserved	

Programming Notes

This field shall be programmed according to video modes used in VDBOX. NOTE: SFC supports progressive input and output only (Interlaced/MBAFF is not supported).

Video Mode	Surface Format	SFC Input Chroma Sub-Sampling	VD/VE Input Ordering Mode
------------	----------------	-------------------------------	---------------------------

SFC_STATE_BODY

		VC1 w/o LF and w/o OS Note: VC1 LF applies for either ILDB	420 (NV12)	1	0																																							
		VC1 w/ LF or w/ OS or w/ both Note: VC1 LF applies for either ILDB		INVALID with SFC	INVALID with SFC																																							
		AVC w/o LF	Monochrome	0	0																																							
		AVC w/o LF	420 (NV12)	1	0																																							
		AVC with LF	Monochrome	0	1																																							
		AVC/VP8 with LF	420 (NV12)	1	1																																							
		VP8 w/o LF	420 (NV12)	1	4																																							
		JPEG (YUV Interleaved)	Monochrome	0	2																																							
		JPEG (YUV Interleaved)	420	1	3																																							
		JPEG (YUV Interleaved)	422H_2Y	2	2																																							
		JPEG (YUV Interleaved)	422H_4Y	2	3																																							
		JPEG (YUV Interleaved)	444	4	2																																							
		This field shall be programmed according to Image enhancement modes used in VEBOX.																																										
		VEBOX MODE	Surface Format	SFC Input Chroma Sub Sampling	VD/VE Input Ordering Mode																																							
		Legacy DN/DI/IECP features	Monochrome	0	0																																							
		Legacy DN/DI/IECP features	420 (NV12)	1	0																																							
		Legacy DN/DI/IECP features	422H	2	0																																							
		Legacy DN/DI/IECP features	444	4	0																																							
		Capture/Camera pipe enabled(Demosaic)	Monochrome	0	1																																							
		Capture/Camera pipe enabled(Demosaic)	420 (NV12)	1	1																																							
		Capture/Camera pipe enabled(Demosaic)	422H	2	1																																							
		Capture/Camera pipe enabled(Demosaic)	444	4	1																																							
		ideo Mode	Surface Format	SFC Input Chroma Sub-Sampling	VD/VE Input Ordering Mode																																							
		JPEG (YUV Interleaved)	411	1	2																																							
3:0	SFC Pipe Mode																																											
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; background-color: #e0f2ff;">Value</th> <th style="text-align: center; background-color: #e0f2ff;">Name</th> <th colspan="3" style="background-color: #e0f2ff;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td></td> <td colspan="3">VD-to-SFC AVS</td> </tr> <tr> <td style="text-align: center;">1</td> <td></td> <td colspan="3">VE-to-SFC AVS + IEF + Rotation</td> </tr> <tr> <td style="text-align: center;">2</td> <td></td> <td colspan="3">HCP-to-SFC AVS</td> </tr> <tr> <td style="text-align: center;">3</td> <td></td> <td colspan="3">Reserved</td> </tr> <tr> <td style="text-align: center;">4</td> <td></td> <td colspan="3">VE-to-SFC Integral Image</td> </tr> <tr> <td style="text-align: center;">5</td> <td></td> <td colspan="3"></td> </tr> <tr> <td style="text-align: center;">[6,15]</td> <td></td> <td colspan="3">Reserved</td> </tr> </tbody> </table>					Value	Name	Description			0		VD-to-SFC AVS			1		VE-to-SFC AVS + IEF + Rotation			2		HCP-to-SFC AVS			3		Reserved			4		VE-to-SFC Integral Image			5					[6,15]		Reserved	
Value	Name	Description																																										
0		VD-to-SFC AVS																																										
1		VE-to-SFC AVS + IEF + Rotation																																										
2		HCP-to-SFC AVS																																										
3		Reserved																																										
4		VE-to-SFC Integral Image																																										
5																																												
[6,15]		Reserved																																										

SFC_STATE_BODY

		<p>Programming Notes</p> <p>Note: for SFC Pipe mode set to VE-to-SFC AVS mode. IECP pipeline mode MUST be enabled. However, each sub-IECP feature can be turned on/off independently.</p>				
		<p>Restriction</p> <p>HCP-SFC mode cannot be programmed</p>				
1	31:30	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:16	<p>Input Frame Resolution Height</p> <table border="1"> <tr> <td>Format:</td> <td>U14-1</td> </tr> </table> <p>Minus 1 in unit of pixel [13:0]. It is set to the value of the output resolution or number of pixels streaming into SFC from VD/HCP or VEBOX. Since the Max value support in 16K pixels, the max value allowed in 16K minus 1.</p> <ul style="list-style-type: none"> • VDBOX frame height is multiple of 16 for Video source and JPEG formats other than 400, 444 and 422H_2Y. • VDBOX frame height is multiple of 8 for JPEG formats 400, 444 and 422H_2Y. • VEBOX frame height is multiple of 4. • HEVC frame height is multiple of 8 • VP9 frame height is multiple of 8. <p>Min Resolution is 32 pixels. Max Resolution is up to 16K pixel eg. for 1920x1080 content, FrameHeightInMBsMinus1 is equal to 1087 (1080 rounded up 16 pixel boundary, minus 1. i.e. effectively specified as 1088 instead).</p> <p>Restriction : For Integral Image Mode, this field is Reserved and MBZ.</p>	Format:	U14-1		
Format:	U14-1					
	15:14	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	13:0	<p>Input Frame Resolution Width</p> <table border="1"> <tr> <td>Format:</td> <td>U14-1</td> </tr> </table> <p>Minus 1 in unit of pixel [13:0]. It is set to the value of the output resolution or number of pixels streaming into SFC from VD/HCP or VEBox. Since the max value support is 16k pixels, the max value allowed is 16K minus 1.</p> <ul style="list-style-type: none"> • VDBOX frame width is multiple of 16 for Video source and JPEG formats other than 400, 444 and 422H_2Y. • VDBOX frame width is multiple of 8 for JPEG formats 400, 444 and 422H_2Y. • VEBOX frame width is multiple of 16. 	Format:	U14-1		
Format:	U14-1					

SFC_STATE_BODY

		<ul style="list-style-type: none"> • HEVC frame width is multiple of 8. • VP9 frame width is multiple of 8. <p><i>Min Resolution</i> is 32 pixels. <i>Max Resolution</i> is up to 16K pixels. e.g. for 1920x1080 content, FrameHeightInMBsMinus1 is equal to 1087 (1080 rounded up 16 pixel boundary, minus 1. i.e. effectively specified as 1088 instead).</p>																	
		Restriction																	
		For Integral Image Mode, this field is Reserved and MBZ.																	
2	31:24	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	23	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ													
Access:	RO																		
Format:	MBZ																		
	22:18	Output Compression Format <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Media Compression Format</td> </tr> <tr> <td>Format:</td> <td>Render Compression Format</td> </tr> </table> <p>Specifies the 5-bit compression format.</p>	Format:	Media Compression Format	Format:	Render Compression Format													
Format:	Media Compression Format																		
Format:	Render Compression Format																		
	17	Dither Enable <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>Boolean</td> </tr> </table> <p>0 : Dithering is Disabled 1 : Dithering is Enabled For NV12 output, dithering is done only on Y channel, UV channel just lsb bits are dropped For RGB output, dithering is done on all channel.</p>	Format:	Boolean															
Format:	Boolean																		
	16	Input Color Space - 0- YUV/1 - RGB <p>This specifies the color space of the input format. RGB is valid only with the VE-SFC mode.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>YUV Color Space</td> </tr> <tr> <td style="text-align: center;">1</td> <td>RGB Color Space</td> </tr> </tbody> </table>	Value	Name	0	YUV Color Space	1	RGB Color Space											
Value	Name																		
0	YUV Color Space																		
1	RGB Color Space																		
	15:12	Output Chroma Downsampling co-siting position Horizontal Direction <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field specifies the fractional position of the bilinear filter for chroma downsampling. In the X-axis.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0000b</td> <td>0/8 (Left full pixel)</td> <td>0 (fraction_in_integer)</td> </tr> <tr> <td style="text-align: center;">0001b</td> <td>1/8</td> <td>1 (fraction_in_integer)</td> </tr> <tr> <td style="text-align: center;">0010b</td> <td>1/4 (2/8)</td> <td>2 (fraction_in_integer)</td> </tr> <tr> <td style="text-align: center;">0011b</td> <td>3/8</td> <td>3 (fraction_in_integer)</td> </tr> </tbody> </table>	Format:	U4	Value	Name	Description	0000b	0/8 (Left full pixel)	0 (fraction_in_integer)	0001b	1/8	1 (fraction_in_integer)	0010b	1/4 (2/8)	2 (fraction_in_integer)	0011b	3/8	3 (fraction_in_integer)
Format:	U4																		
Value	Name	Description																	
0000b	0/8 (Left full pixel)	0 (fraction_in_integer)																	
0001b	1/8	1 (fraction_in_integer)																	
0010b	1/4 (2/8)	2 (fraction_in_integer)																	
0011b	3/8	3 (fraction_in_integer)																	

SFC_STATE_BODY

		<table border="1"> <tr><td>0100b</td><td>1/2 (4/8)</td><td>4 (fraction_in_integer)</td></tr> <tr><td>0101b</td><td>5/8</td><td>5 (fraction_in_integer)</td></tr> <tr><td>0110b</td><td>3/4 (6/8)</td><td>6 (fraction_in_integer)</td></tr> <tr><td>0111b</td><td>7/8</td><td>7 (fraction_in_integer)</td></tr> <tr><td>1000b</td><td>8/8</td><td></td></tr> </table>	0100b	1/2 (4/8)	4 (fraction_in_integer)	0101b	5/8	5 (fraction_in_integer)	0110b	3/4 (6/8)	6 (fraction_in_integer)	0111b	7/8	7 (fraction_in_integer)	1000b	8/8																				
0100b	1/2 (4/8)	4 (fraction_in_integer)																																		
0101b	5/8	5 (fraction_in_integer)																																		
0110b	3/4 (6/8)	6 (fraction_in_integer)																																		
0111b	7/8	7 (fraction_in_integer)																																		
1000b	8/8																																			
Programming Notes																																				
For 444 format, horizontal chroma-siting should be programmed to zero.																																				
11:8	Output Chroma Downsampling co-siting position Vertical Direction	<table border="1"> <tr><td>Format:</td><td>U4</td></tr> <tr> <td colspan="2">This field specifies the fractional position of the bilinear filter for chroma downsampling. In the Y-axis.</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>0000b</td><td>0/8 (Left full pixel)</td><td>0 (fraction_in_integer)</td></tr> <tr><td>0001b</td><td>1/8</td><td>1 (fraction_in_integer)</td></tr> <tr><td>0010b</td><td>1/4 (2/8)</td><td>2 (fraction_in_integer)</td></tr> <tr><td>0011b</td><td>3/8</td><td>3 (fraction_in_integer)</td></tr> <tr><td>0100b</td><td>1/2 (4/8)</td><td>4 (fraction_in_integer)</td></tr> <tr><td>0101b</td><td>5/8</td><td>5 (fraction_in_integer)</td></tr> <tr><td>0110b</td><td>3/4 (6/8)</td><td>6 (fraction_in_integer)</td></tr> <tr><td>0111b</td><td>7/8</td><td>7 (fraction_in_integer)</td></tr> <tr><td>1000b</td><td>8/8</td><td></td></tr> </tbody> </table>	Format:	U4	This field specifies the fractional position of the bilinear filter for chroma downsampling. In the Y-axis.		Value	Name	Description	0000b	0/8 (Left full pixel)	0 (fraction_in_integer)	0001b	1/8	1 (fraction_in_integer)	0010b	1/4 (2/8)	2 (fraction_in_integer)	0011b	3/8	3 (fraction_in_integer)	0100b	1/2 (4/8)	4 (fraction_in_integer)	0101b	5/8	5 (fraction_in_integer)	0110b	3/4 (6/8)	6 (fraction_in_integer)	0111b	7/8	7 (fraction_in_integer)	1000b	8/8	
Format:	U4																																			
This field specifies the fractional position of the bilinear filter for chroma downsampling. In the Y-axis.																																				
Value	Name	Description																																		
0000b	0/8 (Left full pixel)	0 (fraction_in_integer)																																		
0001b	1/8	1 (fraction_in_integer)																																		
0010b	1/4 (2/8)	2 (fraction_in_integer)																																		
0011b	3/8	3 (fraction_in_integer)																																		
0100b	1/2 (4/8)	4 (fraction_in_integer)																																		
0101b	5/8	5 (fraction_in_integer)																																		
0110b	3/4 (6/8)	6 (fraction_in_integer)																																		
0111b	7/8	7 (fraction_in_integer)																																		
1000b	8/8																																			
Programming Notes																																				
For 444 and 422 format, vertical chroma co-siting value should be programmed to zero.																																				
7:6	Reserved	<table border="1"> <tr><td>Access:</td><td>RO</td></tr> <tr><td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ																														
Access:	RO																																			
Format:	MBZ																																			
5	Channel_Swap Enable	<table border="1"> <tr><td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2">In RGB mode, When this bit is set, the R and B channels are swapped into the output RGB channels as shown in the following table:</td></tr> </table> <table border="1"> <thead> <tr> <th>Name</th><th>Bits</th><th>MSB Color Order</th><th>Swapped</th></tr> </thead> <tbody> <tr><td>RGBA8</td><td>8:8:8:8</td><td>A:B:G:R</td><td>A:R:G:B</td></tr> <tr><td>RGBA10</td><td>2:10:10:10</td><td>A:R:G:B</td><td>A:B:G:R</td></tr> <tr><td>RGB 5:6:5</td><td>5:6:5</td><td>R:G:B</td><td>B:G:R</td></tr> <tr><td>R16G16B16A16</td><td>16:16:16:16</td><td>A:R:G:B</td><td>A:B:G:R</td></tr> </tbody> </table> <p>In YUV mode, this bit is used to swap the U and V values to support the following formats, This</p>	Format:	Enable	In RGB mode, When this bit is set, the R and B channels are swapped into the output RGB channels as shown in the following table:		Name	Bits	MSB Color Order	Swapped	RGBA8	8:8:8:8	A:B:G:R	A:R:G:B	RGBA10	2:10:10:10	A:R:G:B	A:B:G:R	RGB 5:6:5	5:6:5	R:G:B	B:G:R	R16G16B16A16	16:16:16:16	A:R:G:B	A:B:G:R										
Format:	Enable																																			
In RGB mode, When this bit is set, the R and B channels are swapped into the output RGB channels as shown in the following table:																																				
Name	Bits	MSB Color Order	Swapped																																	
RGBA8	8:8:8:8	A:B:G:R	A:R:G:B																																	
RGBA10	2:10:10:10	A:R:G:B	A:B:G:R																																	
RGB 5:6:5	5:6:5	R:G:B	B:G:R																																	
R16G16B16A16	16:16:16:16	A:R:G:B	A:B:G:R																																	

SFC_STATE_BODY																																																																		
		<p>bit is used for swapping the U and V values to support the following formats</p> <table border="1"> <tr> <td>Format</td><td>Output Surface Format type</td><td>Channel_swap_enable</td></tr> <tr> <td>YCRCB_SWAPUVY</td><td>6</td><td>1</td></tr> <tr> <td>YCRCB_SWAPUV</td><td>5</td><td>1</td></tr> </table> <p>For the rest of the formats, this bit should be set to zero.</p>	Format	Output Surface Format type	Channel_swap_enable	YCRCB_SWAPUVY	6	1	YCRCB_SWAPUV	5	1																																																							
Format	Output Surface Format type	Channel_swap_enable																																																																
YCRCB_SWAPUVY	6	1																																																																
YCRCB_SWAPUV	5	1																																																																
4	Reserved																																																																	
	Access:	RO																																																																
	Format:	MBZ																																																																
3:0	Output Surface Format type SFC output surface format type. Reserved																																																																	
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>AYUV 4:4:4 (8:8:8:8 MSB-A:Y:U:V)</td><td>//Tile-Y/ Tile-X/Linear</td></tr> <tr> <td>1</td><td></td><td>RGBA8 4:4:4:4 (8:8:8:8 MSB-A:B:G:R)</td><td>//Tile-Y/ Tile-X/Linear</td></tr> <tr> <td>2</td><td></td><td>RGBA10 10:10:10:2 (2:10:10:10 MSB-A:R:G:B)</td><td>//Tile-Y/ Tile-X/Linear</td></tr> <tr> <td>3</td><td></td><td>RGB 5:6:5 (5:6:5 MSB-R:G:B)</td><td>//Tile-Y/ Tile-X/Linear</td></tr> <tr> <td>4</td><td></td><td>Planar NV12 4:2:0 8-bit</td><td>//Tile-Y</td></tr> <tr> <td>5</td><td></td><td>Packed YUYV 4:2:2 8-bit</td><td>//Tile-Y/ Tile-X/Linear</td></tr> <tr> <td>6</td><td></td><td>Packed UYVY 4:2:2 8-bit</td><td>//Tile-Y/ Tile-X/Linear</td></tr> <tr> <td>7</td><td></td><td>Packed integral Image 32-bit</td><td>//Linear</td></tr> <tr> <td>8</td><td></td><td>Packed integral Image 64-bit</td><td>//Linear</td></tr> <tr> <td>9</td><td></td><td>P016 format</td><td>//Tile-Y</td></tr> <tr> <td>10</td><td></td><td>Y210 / Y216 Format BitDepth = 0 => Y210 BitDepth = 1 => Y216</td><td>//Tile-Y / Tile-X / Linear</td></tr> <tr> <td>11</td><td></td><td>Y410 / Y416 Format BitDepth = 0 => Y410 BitDepth = 1 => Y416</td><td>//Tile-Y / Tile-X / Linear</td></tr> <tr> <td>13</td><td></td><td>Y8_NORM</td><td></td></tr> <tr> <td>14</td><td></td><td>Y16_NORM</td><td></td></tr> <tr> <td>15</td><td></td><td>R16G16B16A16</td><td></td></tr> </tbody> </table>	Value	Name	Description	Exists If	0		AYUV 4:4:4 (8:8:8:8 MSB-A:Y:U:V)	//Tile-Y/ Tile-X/Linear	1		RGBA8 4:4:4:4 (8:8:8:8 MSB-A:B:G:R)	//Tile-Y/ Tile-X/Linear	2		RGBA10 10:10:10:2 (2:10:10:10 MSB-A:R:G:B)	//Tile-Y/ Tile-X/Linear	3		RGB 5:6:5 (5:6:5 MSB-R:G:B)	//Tile-Y/ Tile-X/Linear	4		Planar NV12 4:2:0 8-bit	//Tile-Y	5		Packed YUYV 4:2:2 8-bit	//Tile-Y/ Tile-X/Linear	6		Packed UYVY 4:2:2 8-bit	//Tile-Y/ Tile-X/Linear	7		Packed integral Image 32-bit	//Linear	8		Packed integral Image 64-bit	//Linear	9		P016 format	//Tile-Y	10		Y210 / Y216 Format BitDepth = 0 => Y210 BitDepth = 1 => Y216	//Tile-Y / Tile-X / Linear	11		Y410 / Y416 Format BitDepth = 0 => Y410 BitDepth = 1 => Y416	//Tile-Y / Tile-X / Linear	13		Y8_NORM		14		Y16_NORM		15		R16G16B16A16		Restriction
Value	Name	Description	Exists If																																																															
0		AYUV 4:4:4 (8:8:8:8 MSB-A:Y:U:V)	//Tile-Y/ Tile-X/Linear																																																															
1		RGBA8 4:4:4:4 (8:8:8:8 MSB-A:B:G:R)	//Tile-Y/ Tile-X/Linear																																																															
2		RGBA10 10:10:10:2 (2:10:10:10 MSB-A:R:G:B)	//Tile-Y/ Tile-X/Linear																																																															
3		RGB 5:6:5 (5:6:5 MSB-R:G:B)	//Tile-Y/ Tile-X/Linear																																																															
4		Planar NV12 4:2:0 8-bit	//Tile-Y																																																															
5		Packed YUYV 4:2:2 8-bit	//Tile-Y/ Tile-X/Linear																																																															
6		Packed UYVY 4:2:2 8-bit	//Tile-Y/ Tile-X/Linear																																																															
7		Packed integral Image 32-bit	//Linear																																																															
8		Packed integral Image 64-bit	//Linear																																																															
9		P016 format	//Tile-Y																																																															
10		Y210 / Y216 Format BitDepth = 0 => Y210 BitDepth = 1 => Y216	//Tile-Y / Tile-X / Linear																																																															
11		Y410 / Y416 Format BitDepth = 0 => Y410 BitDepth = 1 => Y416	//Tile-Y / Tile-X / Linear																																																															
13		Y8_NORM																																																																
14		Y16_NORM																																																																
15		R16G16B16A16																																																																
	For Integral Image Mode, output surface format type must be set to 32/64-bit Integral Image Plane. Driver/SW must ensure the max accumulated integral image value does not exceed the programmable output precision. HW will simply generate wrong value once it overflow in wrap around case.																																																																	
3	31	Reserved																																																																

SFC_STATE_BODY

	30	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	29:24	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	23	Histogram Streamout						
		<table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> </table>	Format:	Boolean				
Format:	Boolean							
	22	Tile Type						
		<table border="1"> <tr> <td>Format:</td><td>Boolean</td></tr> </table> <p>0 : Real HCP Tile Mode 1 : Virtual HCP Tile Mode</p>	Format:	Boolean				
Format:	Boolean							
		<table border="1"> <tr> <td align="center">Programming Notes</td></tr> <tr> <td>This field is only used when SFC Pipe Mode is HCP-to-SFC. In Real HCP Tile Mode, video streams defines the tile boundary. In Virtual HCP Tile Mode, driver streams defines the tile boundary.</td></tr> </table>	Programming Notes	This field is only used when SFC Pipe Mode is HCP-to-SFC. In Real HCP Tile Mode, video streams defines the tile boundary. In Virtual HCP Tile Mode, driver streams defines the tile boundary.				
Programming Notes								
This field is only used when SFC Pipe Mode is HCP-to-SFC. In Real HCP Tile Mode, video streams defines the tile boundary. In Virtual HCP Tile Mode, driver streams defines the tile boundary.								
	21:20	BitDepth						
		<p>This field is valid only for output formats P016/Y216/Y416. This field is used to specify how many of the LSB bits have valid data.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>10BitFormat</td><td>Higher 10 bits are valid and lower 6 bits are 0</td></tr> </tbody> </table>	Value	Name	Description	0	10BitFormat	Higher 10 bits are valid and lower 6 bits are 0
Value	Name	Description						
0	10BitFormat	Higher 10 bits are valid and lower 6 bits are 0						
	19	CSC Enable						
		<p>This field is set when YUV to RGB or RGB to YUV conversion is required or the RGB/YUV range conversion is required. CSC conversion matrix need to be programmed accordingly.</p> <table border="1"> <tr> <td align="center">Restriction</td></tr> <tr> <td>For Integral Image Mode, this field is Reserved and MBZ.</td></tr> </table>	Restriction	For Integral Image Mode, this field is Reserved and MBZ.				
Restriction								
For Integral Image Mode, this field is Reserved and MBZ.								
	18	Color Fill Enable						
		<table border="1"> <tr> <td align="center">Programming Notes</td></tr> <tr> <td>This field could be enabled only if the scaled resolution is smaller than the output/display resolution. If enabled, HW will fill the gap with programmable pixel values. Else, nothing will be filled in the gap region.</td></tr> </table>	Programming Notes	This field could be enabled only if the scaled resolution is smaller than the output/display resolution. If enabled, HW will fill the gap with programmable pixel values. Else, nothing will be filled in the gap region.				
Programming Notes								
This field could be enabled only if the scaled resolution is smaller than the output/display resolution. If enabled, HW will fill the gap with programmable pixel values. Else, nothing will be filled in the gap region.								
		<p>Usage: Color fill must be enabled for the first time/pass when a new surface is allocated/ used. Optional for subsequence frames since the gap region is filled with default pixels by prior passes.</p>						
		<p>In scalability mode i.e.. (SFC Engine Mode != 00), gray fill should be set only for left most tile and for other tiles it should be disabled.</p>						
	17:16	Rotation Mode						
		<table border="1"> <tr> <td>Format:</td><td>U2</td></tr> </table>	Format:	U2				
Format:	U2							

SFC_STATE_BODY

		Value	Name
		00b	0 (degrees)
		01b	90 Clockwise
		10b	180 Clockwise
		11b	270 Clockwise
		Programming Notes	
		SFC rotation (90, 180 and 270) should be set only on VEBox input mode and SFC output set to TileY.	
		Restriction:	
		<ul style="list-style-type: none"> For Integral Image Mode, this field is Reserved and MBZ. For VDBox Mode, this field is Reserved and MBZ. For linear or TileX SFC output, this field is Reserved and MBZ. 	
15	Reserved		
	Access:	RO	
	Format:	MBZ	
14	Mirror mode		
	Format:	Boolean	
		Value	Name
		0	Mirror mode Disabled
		1	Mirror mode Enabled
		Programming Notes	
		0 : Mirror Mode disabled	
		1 : Mirror Mode enabled	
13	Mirror type		
	Format:	Boolean	
		Value	Name
		0	Horizontal flip
		1	Vertical flip
		Programming Notes	
		0 : Horizontal flip	
		1 : Vertical flip	

SFC_STATE_BODY

Restriction											
When Mirror mode is set to 0, this field should be programmed to 0.											
12 Chroma Upsampling Enable This field enables the high-quality UV channel upsampler prior to IEF filter process. This field should be disabled when the source pixels and output pixels are kept with the same chroma sub-sample type and IEF is disabled.											
Restriction											
For Integral Image Mode, this field is Reserved and MBZ.											
11 Reserved <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px;">RO</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>			Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
10 RGB Adaptive This should be always set to 0 for YUV input and can be enabled/disabled for RGB input. This should be enabled only if we enable 8-tap adaptive filter for RGB input. 0: Disable the RGB Adaptive equation and use G-Ch directly for adaptive filter 1: Enable the RGB Adaptive filter using the equation ($Y=(R+2G+B) \gg 2$)											
9 Bypass X Adaptive Filtering <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;">Enable X Adaptive Filtering</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;">Disable X Adaptive Filtering</td><td style="padding: 2px;">The X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.</td></tr> </tbody> </table>			Value	Name	Description	0	Enable X Adaptive Filtering		1	Disable X Adaptive Filtering	The X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.
Value	Name	Description									
0	Enable X Adaptive Filtering										
1	Disable X Adaptive Filtering	The X direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.									
8 Bypass Y Adaptive Filtering <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;">Enable Y Adaptive Filtering</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;">Disable Y Adaptive Filtering</td><td style="padding: 2px;">The Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.</td></tr> </tbody> </table>			Value	Name	Description	0	Enable Y Adaptive Filtering		1	Disable Y Adaptive Filtering	The Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.
Value	Name	Description									
0	Enable Y Adaptive Filtering										
1	Disable Y Adaptive Filtering	The Y direction will use Default Sharpness Level to blend between the smooth and sharp filters rather than the calculated value.									
7 AVS Scaling Enable <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;">Enable</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;">Disable</td><td style="padding: 2px;">The scaling factor is ignored and a scaling ratio of 1:1 is assumed.</td></tr> </tbody> </table>			Value	Name	Description	1	Enable		0	Disable	The scaling factor is ignored and a scaling ratio of 1:1 is assumed.
Value	Name	Description									
1	Enable										
0	Disable	The scaling factor is ignored and a scaling ratio of 1:1 is assumed.									
6 Adaptive Filter for all Channels <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;">Enable Adaptive Filter on UV/RB Channels</td><td style="padding: 2px;">8-tap Adaptive Filter Mode is on</td></tr> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;">Disable Adaptive Filter on UV/RB Channels</td><td style="padding: 2px;"></td></tr> </tbody> </table>			Value	Name	Description	1	Enable Adaptive Filter on UV/RB Channels	8-tap Adaptive Filter Mode is on	0	Disable Adaptive Filter on UV/RB Channels	
Value	Name	Description									
1	Enable Adaptive Filter on UV/RB Channels	8-tap Adaptive Filter Mode is on									
0	Disable Adaptive Filter on UV/RB Channels										
Programming Notes											
The field can be enabled if 8-tap Adaptive filter mode is on. Else it should be disabled.											

SFC_STATE_BODY

		AVS Filter Mode										
	5:4	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>5x5 Poly-phase filter + Bilinear (adaptive)</td></tr> <tr> <td>1</td><td>8x8 poly-phase filter + Bilinear (adaptive)</td></tr> <tr> <td>2</td><td>Bilinear filter only</td></tr> <tr> <td>3</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0	5x5 Poly-phase filter + Bilinear (adaptive)	1	8x8 poly-phase filter + Bilinear (adaptive)	2	Bilinear filter only	3	Reserved
Value	Name											
0	5x5 Poly-phase filter + Bilinear (adaptive)											
1	8x8 poly-phase filter + Bilinear (adaptive)											
2	Bilinear filter only											
3	Reserved											
		Programming Notes										
		In VD-to-SFC mode, value of 1 is not allowed.										
	3	Enable 8 tap for Chroma channels filtering This bit enables 8 tap filtering for Chroma Channels. <table border="1"> <thead> <tr> <th colspan="3">Programming Notes</th></tr> </thead> <tbody> <tr> <td colspan="3">8tap enable should only be enabled when SFC Input Chroma Sub-Sampling = 4 (i.e. 444 input format to SFC).</td></tr> </tbody> </table>	Programming Notes			8tap enable should only be enabled when SFC Input Chroma Sub-Sampling = 4 (i.e. 444 input format to SFC).						
Programming Notes												
8tap enable should only be enabled when SFC Input Chroma Sub-Sampling = 4 (i.e. 444 input format to SFC).												
	2	IEF4Smooth_Enable <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>[Default]</td><td>IEF is operating as a content adaptive detail filter based on 5x5 region.</td></tr> <tr> <td>1</td><td></td><td>IEF is operating as a content adaptive smooth filter based on 3x3 region</td></tr> </tbody> </table>	Value	Name	Description	0	[Default]	IEF is operating as a content adaptive detail filter based on 5x5 region.	1		IEF is operating as a content adaptive smooth filter based on 3x3 region	
Value	Name	Description										
0	[Default]	IEF is operating as a content adaptive detail filter based on 5x5 region.										
1		IEF is operating as a content adaptive smooth filter based on 3x3 region										
		Restriction										
		For Integral Image Mode, this field is Reserved and MBZ.										
	1	Skin Tone Tuned IEF_Enable <table border="1"> <tr> <td>Exists If:</td><td>//IEF Enable = 1</td></tr> </table>	Exists If:	//IEF Enable = 1								
Exists If:	//IEF Enable = 1											
		Restriction										
		For Integral Image Mode, this field is Reserved and MBZ.										
	0	IEF Enable <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1</td><td>Enable</td><td>IEF Filter is Enabled</td></tr> <tr> <td>0</td><td>Disable</td><td>IEF Filter is Disabled</td></tr> </tbody> </table>	Value	Name	Description	1	Enable	IEF Filter is Enabled	0	Disable	IEF Filter is Disabled	
Value	Name	Description										
1	Enable	IEF Filter is Enabled										
0	Disable	IEF Filter is Disabled										
		Restriction										
		For Integral Image Mode and VD Mode, this field is Reserved and MBZ.										
4	31:30	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ						
Access:	RO											
Format:	MBZ											

SFC_STATE_BODY

	29:16	Source Region Height
		Format: U14-1
Source/Crop Region Height Minus 1 of the Input Frame in Unit of Pixel [13:0].		
This field specifies the source/crop region of the input frame used for scaling of the graphic view. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. The max value should be programmed to be equal or small than the input FrameHeightInMBminus1 field. e.g., for 1920x1080 content, FrameHeightInMBsMinus1 is equal to 1087 (1088 lines); however, the crop region height should be set to 1079(1080 lines). The last 8 lines are assumed to be not usable and should not be used as source pixels for Scaling or IEF operations. Otherwise, the bad pixels will breach and cause artifacts into the scaled output frame.		
Restriction: For Integral Image Mode, this field is Reserved and MBZ.		
Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422/444/400 - no restrictions, except for AVS bypass case (i.e.. 1:1 scaling) where restriction is tied to chroma output format. Min Resolution is 32 pixels. Max Resolution is 16K pixels.		
Restriction		
In VD-to-SFC and HCP-to-SFC modes, this field must be programmed to same value as Input Frame Resolution Height.		
	15:14	Reserved
		Access: RO
		Format: MBZ
	13:0	Source Region Width
		Format: U14-1
Source/Crop Region Width Minus 1 of the Input Frame in Unit of Pixel [13:0].		
This field specifies the source/crop region of the input frame used for scaling of the graphic view. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. The max value should be programmed to be equal or small than the input FrameWidthInMBminus1 field. e.g., for 1920x1080 content, FrameWidthInMBsMinus1 is equal to 1919 (1920 pixel wide); however, the crop region width should be set to less than 1909(1910 pixel wide). The last 10 pixels of the frame are assumed to be not usable and should not be used as source pixels for Scaling or IEF operations. Otherwise, the bad pixels will breach and cause artifacts into the scaled output frame.		
Restriction: For Integral Image Mode, this field is Reserved and MBZ.		
Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions, except for AVS bypass case (i.e.. 1:1 scaling) where restriction is tied to chroma output format. Min Resolution is 32 pixels. Max Resolution is 16K pixels.		

SFC_STATE_BODY						
		Restriction				
In VD-to-SFC and HCP-to-SFC modes, this field must be programmed to same value as Input Frame Resolution Width.						
5	31:30	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	29:16	<p>Source Region Vertical Offset</p> <table border="1"> <tr> <td>Format:</td> <td>U14</td> </tr> </table> <p>Vertical Offset Of The SRC Region Relative To The Starting Position Of The Input Frame In Unit Of Pixel [13:0]</p> <p>This field specifies the vertical offset of the starting position of the scaled region relatives to the starting position (pixel 0,0) of the output frame. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. This value should be set to zero if the starting corner of the crop region is same as the input frame region. The sum of this value and the src/crop region size heightminus1 must be programmed to be equal or small than the input FrameHeightinMBminus 1 field.</p> <p>Restriction: For Integral Image Mode, this field is Reserved and MBZ.</p> <p>Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422/444/400 - no restrictions.</p>	Format:	U14		
Format:	U14					
		<p>Restriction</p> <p>In VD-to-SFC and HCP-to-SFC modes, this field is Reserved and MBZ..</p>				
	15:14	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	13:0	<p>Source Region Horizontal Offset</p> <table border="1"> <tr> <td>Format:</td> <td>U14</td> </tr> </table> <p>Horizontal Offset Of The SRC Region Relative To The Starting Position Of The Input Frame In Unit Of Pixel [13:0]</p> <p>This field specifies the horizontal offset of the starting position of the scaled region relatives to the starting position (pixel 0,0) of the output frame. It defines the out-of-frame boundary used prior to AVS/IEF interpolation operation. This value should be set to zero if the starting corner of the crop region is same as the input frame region. The sum of this value and the src/crop region size widthminus1 must be programmed to be equal or small than the input FrameWidthinMBminus 1 field.</p> <p>Restriction: For Integral Image Mode, this field is Reserved and MBZ.</p> <p>Restriction: For AVS mode, the restriction is tied to chroma input format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions.</p>	Format:	U14		
Format:	U14					

SFC_STATE_BODY

		Restriction				
		In VD-to-SFC and HCP-to-SFC modes, this field is Reserved and MBZ..				
6	31:30	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
29:16	Output Frame Height <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U14-1</td></tr> </table> <p>It is set to the value of the final output resolution of the graphic view. Since the max value support is 16k pixels, the max value allowed is 16K minus 1.</p> <p>Restriction: For Integral Image Mode, this field is Reserved and MBZ.</p> <p>Restriction: For AVS mode, the restriction is tied to chroma output format type: 420 - multiple of 2. 422/444/400 - no restrictions. Min Resolution is 32 pixels. Max Resolution is 16K pixels.</p>	Format:	U14-1			
Format:	U14-1					
15:14	15:14	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
13:0	Output Frame Width <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U14-1</td></tr> </table> <p>It is set to the value of the final output resolution of the graphic view. Since the max value support is 16k pixels, the max value allowed is 16K minus 1.</p> <p>Restriction: For Integral Image Mode, this field is Reserved and MBZ.</p> <p>Restriction: For AVS mode, the restriction is tied to chroma output format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions. Min Resolution is 32 pixels. Max Resolution is 16K pixels.</p>	Format:	U14-1			
Format:	U14-1					
7	31:30	Reserved <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Access:</td><td style="width: 50%;">RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
29:16	Scaled Region Size Height <table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">U14-1</td></tr> </table> <p>It is set to the height of the scaled region over the output frame of the graphic view.</p> <p>Restriction:</p> <p>For AVS mode, if rotation_mode = 0/180, the restriction is tied to chroma output format type: 420 - multiple of 2. 422/444/400 - no restrictions.</p> <p>For AVS mode, if rotation_mode = 90/270, the restriction is tied to chroma output format type: 420/422 - multiple of 2. 444/400 - no restrictions.</p> <p>Min Resolution is 32 pixels. Max Resolution is 16K pixels.</p>	Format:	U14-1			
Format:	U14-1					

SFC_STATE_BODY					
		Programming Notes			
		The Max Value = < [The Output Frame Height Minus1].			
		Restriction			
		In VD-to-SFC, HCP-to-SFC and AV1-to-SFCmodes, this field should be programmed to a value of Output Frame Height Minus1			
15:14	Reserved				
	Access:	RO			
	Format:	MBZ			
13:0	Scaled Region Size Width				
	Format:	U14-1			
	It is set to the Width of the scaled region over the output frame of the graphic view.				
	Restriction: For AVS mode, the restriction is tied to chroma output format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions. Min Resolution is 32 pixels. Max Resolution is 16K pixels				
	Programming Notes				
	The Max Value = < [The Output Frame Width Minus1].				
	Restriction				
	In VD-to-SFC, HCP-to-SFC and AV1-to-SFCmodes, this field should be programmed to a value of Output Frame Width Minus1				
8	31	Reserved			
	Access:	RO			
	Format:	MBZ			
	30:16	Scaled Region Vertical Offset			
	Format:	S14			
	Vertical Offset (in pixels) Of The Scaled Region Relatives to The Starting Position Of The Output Frame In Unit Of Pixel [13:0]				
	This field specifies the vertical offset of the starting position of the scaled region relatives to the starting position (pixel 0,0) of the output frame. The gap between the scaled and output frame shall be filled by hardware with a set of programmed YUV/RGB values (Grey Bar). This value should be set to zero if the starting corner of the scaled region is same as the output frame region. The sum of this value and the scaled region size Heightminus1 must be programmed to be equal or small than the output FrameHeightinMBminus 1 field plus 16.				
	Restriction				
	For Integral Mode, this field is reserved and MBZ				
	For AVS mode, the restriction is tied to chroma output format type: 420 - multiple of 2. 422/444/400 - no restrictions.				

SFC_STATE_BODY

		In VD-to-SFC, HCP-to-SFC and AV1-to-SFC modes, this field is Reserved and MBZ..
15	Reserved	
	Access:	RO
	Format:	MBZ
14:0	Scaled Region Horizontal Offset	
	Format:	S14
	Horizontal Offset (in pixels) Of The Scaled Region Relatives to The Starting Position Of The Output Frame In Unit Of Pixel [13:0]	
	This field specifies the horizontal offset of the starting position of the scaled region relatives to the starting position (pixel 0,0) of the output frame. The gap between the scaled and output frame shall be filled by hardware with a set of programmed YUV/RGB values (Grey Bar). This value should be set to zero if the starting corner of the scaled region is same as the output frame region. The sum of this value and the scaled region size Widthminus1 must be programmed to be equal or small than the output FrameWidthinMBminus 1 field plus 16.	
	Restriction: For Integral Image Mode, this field is Reserved and MBZ.	
	Restriction: For AVS mode, the restriction is tied to chroma output format type: 420 - multiple of 2. 422 - multiple of 2. 444/400 - no restrictions.	
	Restriction	
	In VD-to-SFC, HCP-to-SFC and AV1-to-SFC modes, this field is Reserved and MBZ..	
9	Reserved	
	Access:	RO
	Format:	MBZ
25:16	Gray Bar Pixel - Y/R	
	Format:	U1.9
	Range: [0.0, +1.0]	
	This is the default value used to fill in the area between the scaled region and the output frame size (aka Gray Bar) in Y or R channel on the AYUV or RGBA domain respectively.	
	Restriction	
	For Integral Image Mode, this field is Reserved and MBZ.	
15:10	Reserved	
	Access:	RO
	Format:	MBZ
9:0	Gray Bar Pixel - U/G	
	Format:	U1.9

SFC_STATE_BODY

		<p>Range:[0.0, +1.0]</p> <p>This is the default value used to fill in the area between the scaled region and the output frame size (aka Gray Bar) in U or G channel on the AYUV or RGBA domain respectively.</p>				
		Restriction				
		For Integral Image Mode, this field is Reserved and MBZ.				
10	31:26	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	25:16	<p>Gray Bar Pixel - V/B</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U1.9</td> </tr> </table>	Format:	U1.9		
Format:	U1.9					
		<p>Range:[0.0, +1.0]</p> <p>This is the default value used to fill in the area between the scaled region and the output frame size (aka Gray Bar) in V or B channel on the AYUV or RGBA domain respectively.</p>				
		Restriction				
		For Integral Image Mode, this field is Reserved and MBZ.				
	15:10	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	9:0	<p>Gray Bar Pixel - A</p> <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>U1.9</td> </tr> </table>	Format:	U1.9		
Format:	U1.9					
		<p>Range:[0.0, +1.0]</p> <p>This is the default value used to fill in the area between the scaled region and the output frame size (aka Gray Bar) in A channel on the AYUV or RGBA domain respectively.</p>				
		Restriction				
		For Integral Image Mode, this field is Reserved and MBZ.				
11	31:26	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	25:16	<p>UV Default value for V channel (For Mono Input Support)</p> <table border="1" style="width: 100%;"> <tr> <td>Exists If:</td> <td>//Input NOT originated by VEBOX.</td> </tr> <tr> <td>Format:</td> <td>U1.9</td> </tr> </table>	Exists If:	//Input NOT originated by VEBOX.	Format:	U1.9
Exists If:	//Input NOT originated by VEBOX.					
Format:	U1.9					
		<p>Range:[0.0, +1.0]</p>				

SFC_STATE_BODY

		This field specifies the UV default value fill in to the UV output channels when input from VDBOX is set to Monochrome.				
Restriction						
Not used when input is originated by VEBOX (Including Integral Image Mode).						
15:10	Reserved	<table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
9:0	UV Default value for U channel (For Mono Input Support)	<table border="1" style="width: 100%;"> <tr> <td>Exists If:</td><td>//Input NOT originated by VEBOX.</td></tr> <tr> <td>Format:</td><td>U1.9</td></tr> </table>	Exists If:	//Input NOT originated by VEBOX.	Format:	U1.9
Exists If:	//Input NOT originated by VEBOX.					
Format:	U1.9					
Range: [0.0, +1.0]						
This field specifies the UV default value fill in to the UV output channels when input from VDBOX is set to Monochrome.						
Restriction						
Not used when input is originated by VEBOX (Including Integral Image Mode).						
12	31:10	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
9:0	Alpha Default Value	<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>U1.9</td></tr> </table>	Format:	U1.9		
Format:	U1.9					
Range: [0.0, +1.0]						
This field specifies the Alpha default value fill into the alpha output channel when output format type is set to RGBA8/10.						
Restriction						
For Integral Image Mode, this field is Reserved and MBZ.						
13	31:28	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	27:5	Scaling Factor Height <table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>U4.19</td></tr> </table> <p>This field specifies the scaling ratio of the vertical sizes between the crop/source region and the scaled region. The destination pixel coordinate, y-axis, is multiplied with this scaling factor to mapping back to the source input pixel coordinate.</p> <p>The field specifies the ratio of crop height resolution/ scaled height resolution. This implies $1/s_u$</p>	Format:	U4.19		
Format:	U4.19					

SFC_STATE_BODY

		in the equation.
	4:0	Reserved
		Access: RO
		Format: MBZ
14	31:28	Reserved
		Access: RO
		Format: MBZ
	27:5	Scale Factor Width
		Format: U4.19
		This field specifies the scaling ratio of the horizontal sizes between the crop/source region and the scaled region. The destination pixel coordinate, x-axis, is multiplied with this scaling factor to map back to the source input pixel coordinate.
		The field specifies the ratio of crop width resolution/ scaled width resolution. This implies $1/sf_u$ in the equations above.
	4:0	Reserved
		Access: RO
		Format: MBZ
15	31:22	Reserved
		Access: RO
		Format: MBZ
	21:0	Reserved
		Access: RO
		Format: MBZ
16	31:12	Output Frame Surface Base Address
		Specifies the 4K byte aligned frame buffer address for outputting the scaled up/down image. Data is stored in Tile-Y format.
		For Integral Image mode, the accumulated integral image values will be packed linear in this surface.
		Programming Notes
		This field is ignored if I-frame only mode is set to 0 (Disable).
	11:0	Reserved
		Access: RO
		Format: MBZ
17	31:16	Reserved
		Access: RO
		Format: MBZ

SFC_STATE_BODY

	15:0	Output Frame Surface Base Address High This field is for the upper range [47:32] of Output Frame Surface Base Address. For Integral Image mode, the accumulated integral image values will be packed linear in this surface.						
18	31:15	Reserved Access: RO Format: MBZ						
	14:13	Reserved Access: RO Format: MBZ						
	12	Output Frame Surface Base Address - Row Store Scratch Buffer Cache Select Format: MBZ						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left;">Value</th> <th style="background-color: #d9e1f2; text-align: left;">Name</th> <th style="background-color: #d9e1f2; text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable [Default]</td> <td>This field must be programmed to 0</td> </tr> </tbody> </table>	Value	Name	Description	0	Disable [Default]	This field must be programmed to 0
Value	Name	Description						
0	Disable [Default]	This field must be programmed to 0						
		Programming Notes						
		This must be set to 0						
	11	Reserved Access: RO Format: MBZ						
	10	Compression Type Format: U1 This field is applicable only when Memory compression is enabled. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: left;">Value</th> <th style="background-color: #d9e1f2; text-align: left;">Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Media Compression Enabled [Default]</td> </tr> <tr> <td>1</td> <td>Render Compression Enabled</td> </tr> </tbody> </table>	Value	Name	0	Media Compression Enabled [Default]	1	Render Compression Enabled
Value	Name							
0	Media Compression Enabled [Default]							
1	Render Compression Enabled							
	9	Output Frame Surface Base Address - Memory Compression Enable Format: Enable Memory compression will be attempted for this surface.						
	8:7	Output Frame Surface Base Address - Arbitration Priority Control Format: HEVC_ARBITRATION_PRIORITY						
	6:1	Output Frame Surface Base Address - Index to Memory Object Control State (MOCS) Tables Format: U6 The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.						

SFC_STATE_BODY																	
		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.															
	0	Reserved															
19	31:12	AVS Line Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for scratch space used for row/column store. This surface is used only if the internal buffer inside the SFC HW is not large enough to contain all row/column memory accesses. The AVS line buffer needs to be a valid address even for 1:1 scaling if SFC is used. <table border="1" style="margin-top: 5px;"> <tr> <th colspan="2">Programming Notes</th> </tr> <tr> <td colspan="2">This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00(Scalability workloads).</td> </tr> </table>		Programming Notes		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00(Scalability workloads).											
Programming Notes																	
This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00(Scalability workloads).																	
	11:0	Reserved <table border="1" style="margin-top: 5px;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ										
Access:	RO																
Format:	MBZ																
20	31:16	Reserved <table border="1" style="margin-top: 5px;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ										
Access:	RO																
Format:	MBZ																
	15:0	AVS Line Buffer Surface Base Address High This field is for the upper range [47:32] of AVS Line Buffer Surface Base Address. AVS Line buffer address needs to be valid even for 1:1 scaling if SFC is used. <table border="1" style="margin-top: 5px;"> <tr> <th colspan="2">Programming Notes</th> </tr> <tr> <td colspan="2">This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.</td> </tr> </table>		Programming Notes		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.											
Programming Notes																	
This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.																	
21	31:15	Reserved <table border="1" style="margin-top: 5px;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ										
Access:	RO																
Format:	MBZ																
	14:13	Reserved <table border="1" style="margin-top: 5px;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>		Access:	RO	Format:	MBZ										
Access:	RO																
Format:	MBZ																
	12	AVS Line Buffer Base Address - Row Store Scratch Buffer Cache Select <table border="1" style="margin-top: 5px;"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="2">This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.</td> </tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0</td><td>LLC</td><td>Buffer going to LLC</td></tr> </table> <table border="1" style="margin-top: 5px;"> <tr> <th colspan="2">Programming Notes</th> </tr> <tr> <td colspan="2">This surface does not support to put in Row Store Scratch Buffer. Must be set to 0</td> </tr> </table>		Format:	U1	This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.		Value	Name	Description	0	LLC	Buffer going to LLC	Programming Notes		This surface does not support to put in Row Store Scratch Buffer. Must be set to 0	
Format:	U1																
This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.																	
Value	Name	Description															
0	LLC	Buffer going to LLC															
Programming Notes																	
This surface does not support to put in Row Store Scratch Buffer. Must be set to 0																	

SFC_STATE_BODY

	11	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
	10	AVS Line Buffer Base Address - Memory Compression Mode <table border="1"> <tr> <td>Default Value:</td><td>0 Horizontal Compression Mode</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>Distinguishes vertical from horizontal compression. Please refer to vol1a? Memory Data Formats chapter - Memory Compression for more details.</p>	Default Value:	0 Horizontal Compression Mode	Format:	U1		
Default Value:	0 Horizontal Compression Mode							
Format:	U1							
		Programming Notes						
		Memory compression is not supported. This bit is not used. Default to 0						
	9	AVS Line Buffer Base Address - Memory Compression Enable <table border="1"> <tr> <td>Default Value:</td><td>0 Disable</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This bit control memory compression for this surface</p>	Default Value:	0 Disable	Format:	Enable		
Default Value:	0 Disable							
Format:	Enable							
		Programming Notes						
		This bit must be set to 0 (Memory compression is not supported in this surface)						
	8:7	AVS Line Buffer Base Address - Arbitration Priority Control <table border="1"> <tr> <td>Format:</td><td>HEVC_ARBITRATION_PRIORITY</td></tr> </table>	Format:	HEVC_ARBITRATION_PRIORITY				
Format:	HEVC_ARBITRATION_PRIORITY							
	6:1	AVS Line Buffer Base Address - Index to Memory Object Control State (MOCS) Tables <table border="1"> <tr> <td>Format:</td><td>U6</td></tr> <tr> <td colspan="2">The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.</td></tr> <tr> <td colspan="2">The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.</td></tr> </table>	Format:	U6	The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.	
Format:	U6							
The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.								
The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.								
	0	Reserved						
	22	IEF Line Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses. <table border="1"> <tr> <td style="text-align: center;">Programming Notes</td></tr> <tr> <td>This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.</td></tr> <tr> <td style="text-align: center;">Restriction</td></tr> <tr> <td>For Integral Image Mode, this field is Reserved and MBZ.</td></tr> </table>	Programming Notes	This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.	Restriction	For Integral Image Mode, this field is Reserved and MBZ.		
Programming Notes								
This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.								
Restriction								
For Integral Image Mode, this field is Reserved and MBZ.								

SFC_STATE_BODY									
	11:0	Reserved							
		Access:	RO						
		Format:	MBZ						
23	31:16	Reserved							
		Access:	RO						
		Format:	MBZ						
	15:0	IEF Line Buffer Surface Base Address High							
		This field is for the upper range [47:32] of IEF Line Buffer Surface Base Address.							
		Programming Notes							
		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.							
		Restriction							
		For Integral Image Mode, this field is Reserved and MBZ.							
24	31:15	Reserved							
		Access:	RO						
		Format:	MBZ						
	14:13	Reserved							
		Access:	RO						
		Format:	MBZ						
	12	IEF Line Buffer Base Address - Row Store Scratch Buffer Cache Select							
		Format:	U1						
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.							
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>LLC</td><td>Buffer going to LLC</td></tr> </tbody> </table>		Value	Name	Description	0	LLC	Buffer going to LLC
Value	Name	Description							
0	LLC	Buffer going to LLC							
		Programming Notes							
		This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0							
	11	Reserved							
		Access:	RO						
		Format:	MBZ						
	10	IEF Line Buffer Base Address - Memory Compression Mode							
		Default Value:	0						
		Format:	U1						
		Distinguishes vertical from horizontal compression.							
		Programming Notes							
		Must be zero; memory compression is not supported for this surface. Default to 0							

SFC_STATE_BODY

		IEF Line Buffer Base Address - Memory Compression Enable				
	9	<table border="1"> <tr> <td>Default Value:</td><td>0 Disable</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Default Value:	0 Disable	Format:	Enable
Default Value:	0 Disable					
Format:	Enable					
		Programming Notes				
		Memory compression is not supported for this surface Must be 0.				
	8:7	IEF Line Buffer Base Address - Arbitration Priority Control				
		<table border="1"> <tr> <td>Format:</td><td>HEVC_ARBITRATION_PRIORITY</td></tr> </table>	Format:	HEVC_ARBITRATION_PRIORITY		
Format:	HEVC_ARBITRATION_PRIORITY					
	6:1	IEF Line Buffer Base Address - Index to Memory Object Control State (MOCS) Tables				
		<table border="1"> <tr> <td>Format:</td><td>U6</td></tr> </table>	Format:	U6		
Format:	U6					
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.				
		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.				
	0	Reserved				
25	31:12	SFD Line Buffer Surface Base Address				
		Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses.				
		Programming Notes				
		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.				
		Restriction				
		For Integral Image Mode, this field is Reserved and MBZ.				
	11:0	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
26	31:16	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	SFD Line Buffer Surface Base Address High				
		This field is for the upper range [47:32] of SFD Line Buffer Surface Base Address.				
		Programming Notes				
		This field needs to be programmed separately and exclusively for each pipe when SFC engine mode is not programmed 2'b00.				

SFC_STATE_BODY												
		Restriction										
For Integral Image Mode, this field is Reserved and MBZ.												
27	31:15	Reserved										
		Access:	RO									
		Format:	MBZ									
	14:13	Reserved										
		Access:	RO									
		Format:	MBZ									
	12	SFD Line Buffer Base Address - Row Store Scratch Buffer Cache Select										
		Format:	U1									
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>LLC</td> <td>Buffer going to LLC</td> </tr> <tr> <td>1</td> <td>Media Storage [Default]</td> <td>Data will first cache in Media Storage</td> </tr> </tbody> </table>		Value	Name	Description	0	LLC	Buffer going to LLC	1	Media Storage [Default]	Data will first cache in Media Storage
Value	Name	Description										
0	LLC	Buffer going to LLC										
1	Media Storage [Default]	Data will first cache in Media Storage										
		Programming Notes										
		This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0										
	11	Reserved										
		Access:	RO									
		Format:	MBZ									
	10	SFD Line Buffer Base Address - Memory Compression Mode										
		Default Value:	0									
		Format:	U1									
		Distinguishes vertical from horizontal compression. Please refer to vol1a Memory Data Formats chapter - section media Memory Compression for more details.										
		Programming Notes										
		Must be zero; memory compression is not supported for this surface. Default to 0										
	9	SFD Line Buffer Base Address - Memory Compression Enable										
		Default Value:	0 Disable									
		Format:	Enable									
		Programming Notes										
		Memory compression is not supported for this surface Must be 0.										
	8:7	SFD Line Buffer Base Address - Arbitration Priority Control										
		Format:	HEVC_ARBITRATION_PRIORITY									

SFC_STATE_BODY

	6:1	SFD Line Buffer Base Address - Index to Memory Object Control State (MOCS) Tables																																			
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U6</td></tr> </table>	Format:	U6																																	
Format:	U6																																				
<p>The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.</p>																																					
<p>The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.</p>																																					
	0	Reserved																																			
28	31:28	Output Surface Format																																			
	27	Output Surface Interleave Chroma Enable																																			
	26:22	Reserved																																			
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Access:</td><td style="padding: 2px; text-align: right;">RO</td></tr> </table>	Access:	RO																																	
Access:	RO																																				
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">MBZ</td></tr> </table>	Format:	MBZ																																	
Format:	MBZ																																				
	21:3	Output Surface Pitch																																			
		<table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U19-1</td></tr> </table>	Format:	U19-1																																	
Format:	U19-1																																				
<p>This field specifies the surface pitch.</p>																																					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #ADD8E6; width: 15%;">Value</th><th style="background-color: #ADD8E6; width: 40%;">Name</th><th style="background-color: #ADD8E6; width: 45%;">Description</th></tr> </thead> <tbody> <tr> <td>[0,2047]</td><td>SURFTYPE_BUFFER Surfaces</td><td>[1B, 2048B]</td></tr> <tr> <td>[0, 524287]</td><td>Other Linear Surfaces</td><td>[64B, 512KB] = [1 CL, 8K CLs]</td></tr> <tr> <td>[511, 524287]</td><td>X-tiled Surface</td><td>[512B, 256KB] = [1 tile, 512 tiles]</td></tr> <tr> <td>[127, 524287]</td><td>Y-tiled surfaces</td><td>[128B,256KB] = [1 tile, 2048 tiles]</td></tr> </tbody> </table>			Value	Name	Description	[0,2047]	SURFTYPE_BUFFER Surfaces	[1B, 2048B]	[0, 524287]	Other Linear Surfaces	[64B, 512KB] = [1 CL, 8K CLs]	[511, 524287]	X-tiled Surface	[512B, 256KB] = [1 tile, 512 tiles]	[127, 524287]	Y-tiled surfaces	[128B,256KB] = [1 tile, 2048 tiles]																				
Value	Name	Description																																			
[0,2047]	SURFTYPE_BUFFER Surfaces	[1B, 2048B]																																			
[0, 524287]	Other Linear Surfaces	[64B, 512KB] = [1 CL, 8K CLs]																																			
[511, 524287]	X-tiled Surface	[512B, 256KB] = [1 tile, 512 tiles]																																			
[127, 524287]	Y-tiled surfaces	[128B,256KB] = [1 tile, 2048 tiles]																																			
Programming Notes																																					
<ul style="list-style-type: none"> For tiled surfaces, the pitch must be a multiple of the tile width For Linear surfaces, the pitch must be a multiple of CL (64B) width If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. 																																					
<p>If Media Memory Compression is enabled, the following max pitch size restriction must be honored. For larger resolution, Media Memory compression Must be disabled.</p>																																					
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #ADD8E6; width: 15%;">Tiling Mode</th><th style="background-color: #ADD8E6; width: 15%;">Pixel Format</th><th style="background-color: #ADD8E6; width: 25%;">Max Frame Width (bytes)</th><th style="background-color: #ADD8E6; width: 25%;">Max Frame Width (pixels)</th><th style="background-color: #ADD8E6; width: 15%;">Max Pitch (bytes)</th></tr> </thead> <tbody> <tr> <td rowspan="5">Legacy 4K</td><td>8bpp</td><td>16k</td><td>16k</td><td>16k + 127</td></tr> <tr> <td>16bpp</td><td>16k</td><td>8k</td><td>16k + 127</td></tr> <tr> <td>32bpp</td><td>16k</td><td>4k</td><td>16k + 127</td></tr> <tr> <td>64bpp</td><td>16k</td><td>2k</td><td>16k + 127</td></tr> <tr> <td>128bpp</td><td>16k</td><td>1k</td><td>16k + 127</td></tr> <tr> <td rowspan="2">TileYF</td><td>8bpp</td><td>8k</td><td>8k</td><td>8k + 63</td></tr> <tr> <td>16bpp</td><td>16k</td><td>8k</td><td>16k + 127</td></tr> </tbody> </table>			Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)	Max Pitch (bytes)	Legacy 4K	8bpp	16k	16k	16k + 127	16bpp	16k	8k	16k + 127	32bpp	16k	4k	16k + 127	64bpp	16k	2k	16k + 127	128bpp	16k	1k	16k + 127	TileYF	8bpp	8k	8k	8k + 63	16bpp	16k	8k	16k + 127
Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)	Max Pitch (bytes)																																	
Legacy 4K	8bpp	16k	16k	16k + 127																																	
	16bpp	16k	8k	16k + 127																																	
	32bpp	16k	4k	16k + 127																																	
	64bpp	16k	2k	16k + 127																																	
	128bpp	16k	1k	16k + 127																																	
TileYF	8bpp	8k	8k	8k + 63																																	
	16bpp	16k	8k	16k + 127																																	

SFC_STATE_BODY

2	2	32bpp 64bpp 128bpp	16k	4k		
			16k	2k		
			16k	1k		
		TileYS 8bpp 16bpp 32bpp 64bpp 128bpp	16k	16k		
			16k	8k		
			16k	4k		
			16k	2k		
			16k	1k		
			16k	16k + 1023		
			16k	16k + 1023		
Output Surface Half Pitch For Chroma						
1:0	1:0	Exists If:	//PLANAR Surface Formats Only			
		Format:	Enable			
		This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field.				
		Tiled Mode	Indicates the Tile Mode for the Surface.			
		Value	Name	Source		
		0	Linear	BSpec		
		1	TileS(64K)	BSpec		
		2	X Major	BSpec		
		3	Tile F	BSpec		
		Output Surface X Offset For U				
29	31:16	Exists If:	//PLANAR Surface Formats Only			
		Format:	U16			
		This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.				
		Programming Notes				
		For PLANAR_420 and PLANAR_422 surface formats, this field must be zero.				
		Output Surface Y Offset For U				
		Exists If:	//PLANAR Surface Formats Only			
		Format:	U16			
		This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.				
		Programming Notes				
		For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixels - i.e. multiple MBs.				

SFC_STATE_BODY

30	31:16	Output Surface X Offset For V				
		<table border="1"> <tr> <td>Exists If:</td><td>//PLANAR Surface Formats with Interleaved Chroma Disable</td></tr> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V(Cr) plane.</p>	Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable	Format:	U16
Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable					
Format:	U16					
Programming Notes						
For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.						
15:0	Output Surface Y Offset For V					
		<table border="1"> <tr> <td>Exists If:</td><td>//PLANAR Surface Formats with Interleaved Chroma Disable</td></tr> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V(Cr) plane.</p>	Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable	Format:	U16
Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable					
Format:	U16					
Programming Notes						
For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.						
31	31:0	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
32	31:0	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
33	31:30	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
29:16	SourceEndX					
		<table border="1"> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>Indicates the X-direction end location in the original input frame to SFC. For 420/422 this field should be in multiple of 2.</p>	Format:	U14		
Format:	U14					
Programming Notes						
This field is only programmed when SFC Pipe Mode is HCP-to-SFC						
This should be in sync with tile widthsize programmed in HCP_TILE_CODING command						
15:14	Reserved					
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

SFC_STATE_BODY

	13:0	SourceStartX		
		<table border="1"> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>Indicates the X-direction start location in the original input frame to SFC. For 420/422 this field should be in multiple of 2.</p>	Format:	U14
Format:	U14			
Programming Notes				
This field is only programmed when SFC Pipe Mode is HCP-to-SFC This should be in sync with tile width size programmed in HCP_TILE_CODING command				
34	31:30	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
	29:16	DestinationEndX		
		<table border="1"> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>Indicates the X-direction end location in the output frame of SFC.</p>	Format:	U14
Format:	U14			
Programming Notes				
This field is valid only in Scalability Mode. Please refer to SFC Programming Model to program this field.				
	15:14	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
	13:0	DestinationStartX		
		<table border="1"> <tr> <td>Format:</td><td>U14</td></tr> </table> <p>Indicate the X-direction start location in the output frame of SFC.</p>	Format:	U14
Format:	U14			
Programming Notes				
This field is valid only in Scalability Mode. Please refer to SFC Programming Model to program this field.				
35	31:29	Reserved		
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO
Access:	RO			
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ
Format:	MBZ			
	28:5	Xphaseshift		
		<table border="1"> <tr> <td>Format:</td><td>s4.19</td></tr> </table> <p>Xphaseshift would be programmed to do output centering in x-direction.</p>	Format:	s4.19
Format:	s4.19			
Programming Notes				
<p>This field allows user to program the horizontal address/coordinate of the center of scaling. For the valid programming where the scaling center is within the original image, the numerical/floating value for the Xphaseshift would be $c_x * (1/sf_hor - 1)$. The sf_hor in the above equation is the numerical/floating value of the horizontal scaling factor while c_x corresponds to the normalized horizontal coordinate of the scaling center (i.e., $0 \leq c_x \leq 0.5$). For example, if $(c_x, c_y) = (0, 0)$, the scaling center would be the legacy top-left mode while</p>				

SFC_STATE_BODY

		(c_x, c_y) = (0.5, 0.5) would be the center mode which corresponds to the default of many other display solutions.				
	4:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
36	31:29	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	28:5	Yphaseshift <table border="1"> <tr> <td>Format:</td><td>s4.19</td></tr> </table> <p>Yphaseshift would be programmed to do output centering in y-direction.</p> <p style="background-color: #e0e0ff; padding: 2px;">Programming Notes</p> <p>This field allows user to program the vertical address/coordinate of the center of scaling. For the valid programming where the scaling center is within the original image, the numerical/floating value for the Yphaseshift would be $c_y * (1/sf_ver - 1)$. The sf_ver in the above equation is the numerical/floating value of the vertical scaling factor while c_y corresponds to the normalized vertical coordinate of the scaling center (i.e., $0 \leq c_y \leq 0.5$). For example, if $(c_x, c_y) = (0, 0)$, the scaling center would be the legacy top-left mode while $(c_x, c_y) = (0.5, 0.5)$ would be the center mode which corresponds to the default of many other display solutions.</p>	Format:	s4.19		
Format:	s4.19					
	4:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
37	31:12	AVS Line Tile Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses. <p style="background-color: #e0e0ff; padding: 2px;">Restriction</p> <p>For Integral Image Mode, this field is Reserved and MBZ.</p>				
	11:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
38	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

SFC_STATE_BODY

	15:0	AVS Line Tile Buffer Surface Base Address High This field is for the upper range [47:32] of AVS Line Tile Buffer Surface Base Address.					
Restriction							
For Integral Image Mode, this field is Reserved and MBZ.							
39	31:15	Reserved					
		Access: RO					
		Format: MBZ					
	14:13	Reserved					
		Access: RO					
		Format: MBZ					
	12	AVS Line Tile Buffer Base Address - Row Store Scratch Buffer Cache Select Format: U1 This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.					
		<table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr></thead><tbody><tr><td style="text-align: center;">0</td><td>LLC [Default]</td><td>Buffer going to LLC</td></tr></tbody></table>	Value	Name	Description	0	LLC [Default]
Value	Name	Description					
0	LLC [Default]	Buffer going to LLC					
	Programming Notes						
	This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0						
11	Reserved						
		Access: RO					
		Format: MBZ					
	10	AVS Line Tile Buffer Base Address - Memory Compression Mode Default Value: 0 Format: U1 Distinguishes vertical from horizontal compression. Please refer to vol1a Memory Data Formats chapter - section media Memory Compression for more details.					
		Programming Notes					
		Must be zero; memory compression is not supported for this surface. Default to 0					
	9	AVS Line Tile Buffer Base Address - Memory Compression Enable Default Value: 0 Disable Format: Enable					
		Programming Notes					
		Memory compression is not supported for this surface Must be 0.					
	8:7	AVS Line Tile Buffer Base Address - Arbitration Priority Control Format: HEVC_ARBITRATION_PRIORITY					

SFC_STATE_BODY

	6:1	AVS Line Tile Buffer Base Address - Index to Memory Object Control State (MOCS) Tables						
		Format: U6						
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.						
		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.						
	0	Reserved						
40	31:12	IEF Line Tile Buffer Surface Base Address Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses.						
		Restriction						
		For Integral Image Mode, this field is Reserved and MBZ.						
	11:0	Reserved						
		Access: RO						
		Format: MBZ						
41	31:16	Reserved						
		Access: RO						
		Format: MBZ						
	15:0	IEF Line Tile Buffer Surface Base Address High This field is for the upper range [47:32] of IEF Line Tile Buffer Surface Base Address.						
		Restriction						
		For Integral Image Mode, this field is Reserved and MBZ.						
42	31:15	Reserved						
		Access: RO						
		Format: MBZ						
	14:13	Reserved						
		Access: RO						
		Format: MBZ						
	12	IEF Line Tile Buffer Base Address - Row Store Scratch Buffer Cache Select						
		Format: U1						
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #e0f2ff; text-align: center;">Value</th> <th style="background-color: #e0f2ff; text-align: center;">Name</th> <th style="background-color: #e0f2ff; text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">LLC [Default]</td> <td>Buffer going to LLC</td> </tr> </tbody> </table>	Value	Name	Description	0	LLC [Default]	Buffer going to LLC
Value	Name	Description						
0	LLC [Default]	Buffer going to LLC						

SFC_STATE_BODY

Programming Notes					
This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0					
11	Reserved	Access:	RO		
		Format:	MBZ		
10	IEF Line Tile Buffer Base Address - Memory Compression Mode	Default Value: 0 Format: U1			
	Distinguishes vertical from horizontal compression. Please refer to vol1a Memory Data Formats chapter - section media Memory Compression for more details.				
Programming Notes					
	Must be zero; memory compression is not supported for this surface. Default to 0				
9	IEF Line Tile Buffer Base Address - Memory Compression Enable	Default Value: 0 Disable			
		Format: Enable			
Programming Notes					
	Memory compression is not supported for this surface Must be 0.				
8:7	IEF Line Tile Buffer Base Address - Arbitration Priority Control	Format: HEVC_ARBITRATION_PRIORITY			
6:1	IEF Line Tile Buffer Base Address - Index to Memory Object Control State (MOCS) Tables	Format: U6			
	The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.				
	The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.				
0	Reserved				
43	SFD Line Tile Buffer Surface Base Address	Specifies the 4K byte aligned frame buffer address for the scratch space used for row/column store. This surface is used only if the internal buffer inside SFC HW is not large enough to contain all row/column memory accesses.			
Restriction					
	For Integral Image Mode, this field is Reserved and MBZ.				
11:0	Reserved	Access:	RO		
		Format:	MBZ		

SFC_STATE_BODY

SFC_STATE_BODY										
44	31:16	Reserved								
		Access:	RO							
44	15:0	SFD Line Tile Buffer Surface Base Address High This field is for the upper range [47:32] of SFD Line Tile Buffer Surface Base Address.								
		Restriction								
		For Integral Image Mode, this field is Reserved and MBZ.								
45	31:15	Reserved								
		Access:	RO							
	14:13	Reserved								
45	12	Access:	RO							
		Format:	MBZ							
		SFD Line Tile Buffer Base Address - Row Store Scratch Buffer Cache Select								
		Format:	U1							
		This field controls if the Row Store is going to store inside Media Cache (rowstore cache) or to LLC.								
45	12	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0</td><td style="text-align: center; padding: 2px;">LLC [Default]</td><td style="padding: 2px;">Buffer going to LLC</td></tr> </tbody> </table>			Value	Name	Description	0	LLC [Default]	Buffer going to LLC
Value	Name	Description								
0	LLC [Default]	Buffer going to LLC								
Programming Notes										
This surface does not support Rowstore Scratch Buffer Cache. Must be programmed to 0										
Reserved										
Access:	RO									
45	10	Format:	MBZ							
		SFD Line Tile Buffer Base Address - Memory Compression Mode								
		Default Value:	0							
		Format:	U1							
		Distinguishes vertical from horizontal compression. Please refer to vol1a Memory Data Formats chapter - section media Memory Compression for more details.								
45	9	Programming Notes								
		Must be zero; memory compression is not supported for this surface. Default to 0								
		SFD Line Tile Buffer Base Address - Memory Compression Enable								
		Default Value:	0 Disable							
		Format:	Enable							

SFC_STATE_BODY										
		Programming Notes								
		Memory compression is not supported for this surface Must be 0.								
8:7	SFD Line Tile Buffer Base Address - Arbitration Priority Control									
	Format:	HEVC_ARBITRATION_PRIORITY								
6:1	SFD Line Tile Buffer Base Address - Index to Memory Object Control State (MOCS) Tables									
	Format:	U6								
	The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.									
	The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.									
0	Reserved									
46	31:12	Histogram Surface Base Address Specifies the CL aligned frame buffer address for Y histogram. The SFC_HISTOGRAM_SURFACE specifies how histogram data would be places in surface.								
	11:0	Reserved								
		Access:	RO							
		Format:	MBZ							
47	31:16	Reserved								
		Access:	RO							
		Format:	MBZ							
	15:0	Histogram Surface Base Address High This field is for the upper range [47:32] of Histogram Surface Base Address.								
48	31:15	Reserved								
		Access:	RO							
		Format:	MBZ							
	14:13	Reserved								
		Access:	RO							
		Format:	MBZ							
	12	Histogram Base Address - Cache Select								
		Format:	U1							
		This field controls if the Histogram need to be cached in LLC or not.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>LLC [Default]</td><td>Buffer going to LLC</td></tr> </tbody> </table>			Value	Name	Description	0	LLC [Default]	Buffer going to LLC
Value	Name	Description								
0	LLC [Default]	Buffer going to LLC								
		Programming Notes								
		Must be programmed to 0								

SFC_STATE_BODY

	11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10	Histogram Base Address - Memory Compression Type		
		Default Value:	0	
		Format:	U1	
		Distinguishes Media or 3D compression. Memory Data Formats chapter - section media Memory Compression for more details.		
		Programming Notes		
		Must be zero; memory compression is not supported for this surface. Default to 0		
	9	Histogram Base Address - Memory Compression Enable		
		Default Value:	0 Disable	
		Format:	Enable	
		Programming Notes		
		Memory compression is not supported for this surface		
		Must be 0.		
	8:7	Histogram Base Address - Arbitration Priority Control		
		Format:	HEVC_ARBITRATION_PRIORITY	
	6:1	Histogram Base Address - Index to Memory Object Control State (MOCS) Tables		
		Format:	U6	
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.		
		The field is defined to populate 64 different surface controls to be used concurrently. Related control registers can be updated during runtime.		
	0	Reserved		
49	31:27	Reserved		
		Access:	RO	
		Format:	MBZ	
	26:24	Dithering LUT delta 15		
		Format:	S2	
		Signed 3-bit value for LUT address of 15		
	23:19	Reserved		
		Access:	RO	
		Format:	MBZ	

SFC_STATE_BODY

	18:16	Dithering LUT delta 14	Format:	S2
Signed 3-bit value for LUT address of 14				
	15:11	Reserved	Access:	RO
			Format:	MBZ
	10:8	Dithering LUT delta 13	Format:	S2
Signed 3-bit value for LUT address of 13				
	7:3	Reserved	Access:	RO
			Format:	MBZ
	2:0	Dithering LUT delta 12	Format:	S2
Signed 3-bit value for LUT address of 12				
50	31:27	Reserved	Access:	RO
			Format:	MBZ
	26:24	Dithering LUT delta 11	Format:	S2
Signed 3-bit value for LUT address of 11				
	23:19	Reserved	Access:	RO
			Format:	MBZ
	18:16	Dithering LUT delta 10	Format:	S2
Signed 3-bit value for LUT address of 10				
	15:11	Reserved	Access:	RO
			Format:	MBZ
	10:8	Dithering LUT delta 9	Format:	S2
Signed 3-bit value for LUT address of 9				
	7:3	Reserved	Access:	RO
			Format:	MBZ

SFC_STATE_BODY

	2:0	Dithering LUT delta 8	
		Format:	S2
Signed 3-bit value for LUT address of 8			
51	31:27	Reserved	
		Access:	RO
		Format:	MBZ
	26:24	Dithering LUT delta 7	
		Format:	S2
Signed 3-bit value for LUT address of 7			
	23:19	Reserved	
		Access:	RO
		Format:	MBZ
	18:16	Dithering LUT delta 6	
		Format:	S2
Signed 3-bit value for LUT address of 6			
	15:11	Reserved	
		Access:	RO
		Format:	MBZ
	10:8	Dithering LUT delta 5	
		Format:	S2
Signed 3-bit value for LUT address of 5			
	7:3	Reserved	
		Access:	RO
		Format:	MBZ
	2:0	Dithering LUT delta 4	
		Format:	S2
Signed 3-bit value for LUT address of 4			
52	31:27	Reserved	
		Access:	RO
		Format:	MBZ
	26:24	Dithering LUT delta 3	
		Format:	S2
Signed 3-bit value for LUT address of 3			
	23:19	Reserved	
		Access:	RO
		Format:	MBZ

SFC_STATE_BODY

SFC_STATE_BODY			
	18:16	Dithering LUT delta 2	
		Format:	S2
		Signed 3-bit value for LUT address of 2	
	15:11	Reserved	
		Access:	RO
		Format:	MBZ
	10:8	Dithering LUT delta 1	
		Format:	S2
		Signed 3-bit value for LUT address of 1	
	7:3	Reserved	
		Access:	RO
		Format:	MBZ
	2:0	Dithering LUT delta 0	
		Format:	S2
		Signed 3-bit value for LUT address of 0	
53	31:24	Reserved	
		Access:	RO
		Format:	MBZ
	23:0	Bottom field vertical scaling offset	
		Format:	S4.19
		This field specified offset for bottom field when field-based scaling is enabled.	
		Programming Notes	
		This field should be programmed only when Input frame data format is set to interleaved(2'b01) and Output frame data format is set to interleaved(2'b01). For rest of the cases, it should be programmed to 0. The default value of this field should be 1/2((1/Vertical scale factor)-1).	
54	31:12	Bottom field base address	
		Format:	U20
		Specifies the 4K byte aligned frame buffer address for the bottom field output.	
		Programming Notes	
		This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).	
	11:0	Reserved	
		Access:	RO
		Format:	MBZ
55	31:16	Reserved	
		Access:	RO
		Format:	MBZ

SFC_STATE_BODY

	15:0	Bottom field base address high						
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field is for the upper range [47:32] of Bottom field base address</p>	Format:	U16				
Format:	U16							
Programming Notes								
This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).								
56	31:15	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	14:13	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	12:11	Reserved						
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> </table>	Access:	RO				
Access:	RO							
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ				
Format:	MBZ							
	10	Bottom filed Surface Base Address - Memory Compression type						
		<table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>This field is applicable only when memory compression is enabled</p>	Format:	U1				
Format:	U1							
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Media Compression Enabled [Default]</td></tr> <tr> <td>1</td><td>Render Compression Enabled</td></tr> </tbody> </table>	Value	Name	0	Media Compression Enabled [Default]	1	Render Compression Enabled
Value	Name							
0	Media Compression Enabled [Default]							
1	Render Compression Enabled							
Programming Notes								
This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).								
	9	Bottom filed Surface Base Address - Memory Compression Enable						
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Memory compression will be attempted for this surface.</p>	Format:	Enable				
Format:	Enable							
Programming Notes								
This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).								
	8:7	Bottom field Surface Base Address - Arbitration Priority Control						
		<table border="1"> <tr> <td>Format:</td><td>HEVC_ARBITRATION_PRIORITY</td></tr> </table>	Format:	HEVC_ARBITRATION_PRIORITY				
Format:	HEVC_ARBITRATION_PRIORITY							
Programming Notes								
This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).								

SFC_STATE_BODY

	6:1	Bottom field Surface Base Address - Index to Memory Object Control State (MOCS) Tables																
		Format: U6																
		The index to define the L3 and system cache memory properties. The details of the controls are further defined in L3 and Page walker (memory interface) control registers.																
		Programming Notes																
		This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).																
	0	Reserved																
57	31:28	Reserved																
		Access: RO																
		Format: MBZ																
	27	Bottom field Surface Interleave Chroma Enable																
		Programming Notes																
		This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).																
	26:22	Reserved																
		Access: RO																
		Format: MBZ																
	21:3	Bottom field Surface Pitch																
		Format: U17-1																
		This field specifies the surface pitch.																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">[0,2047]</td> <td style="text-align: center; padding: 2px;">SURFTYPE_BUFFER Surfaces</td> <td style="text-align: center; padding: 2px;">[1B, 2048B]</td> </tr> <tr> <td style="text-align: center; padding: 2px;">[0, 524287]</td> <td style="text-align: center; padding: 2px;">Other Linear Surfaces</td> <td style="text-align: center; padding: 2px;">[64B, 512KB] = [1 CL, 8K CLs]</td> </tr> <tr> <td style="text-align: center; padding: 2px;">[511, 524287]</td> <td style="text-align: center; padding: 2px;">X-tiled Surface</td> <td style="text-align: center; padding: 2px;">[512B, 256KB] = [1 tile, 512 tiles]</td> </tr> <tr> <td style="text-align: center; padding: 2px;">[127, 524287]</td> <td style="text-align: center; padding: 2px;">Y-tiled surfaces</td> <td style="text-align: center; padding: 2px;">[128B, 256KB] = [1 tile, 2048 tiles]</td> </tr> </tbody> </table>		Value	Name	Description	[0,2047]	SURFTYPE_BUFFER Surfaces	[1B, 2048B]	[0, 524287]	Other Linear Surfaces	[64B, 512KB] = [1 CL, 8K CLs]	[511, 524287]	X-tiled Surface	[512B, 256KB] = [1 tile, 512 tiles]	[127, 524287]	Y-tiled surfaces	[128B, 256KB] = [1 tile, 2048 tiles]
Value	Name	Description																
[0,2047]	SURFTYPE_BUFFER Surfaces	[1B, 2048B]																
[0, 524287]	Other Linear Surfaces	[64B, 512KB] = [1 CL, 8K CLs]																
[511, 524287]	X-tiled Surface	[512B, 256KB] = [1 tile, 512 tiles]																
[127, 524287]	Y-tiled surfaces	[128B, 256KB] = [1 tile, 2048 tiles]																
		Programming Notes																
		<ul style="list-style-type: none"> • For tiled surfaces, the pitch must be a multiple of the tile width • For Linear surfaces, the pitch must be a multiple of CL (64B) width • If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. 																
		If Media Memory Compression is enabled, the following max pitch size restriction must be honored. For larger resolution, Media Memory compression Must be disabled.																
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Tiling Mode</th> <th style="text-align: center; padding: 2px;">Pixel Format</th> <th style="text-align: center; padding: 2px;">Max Frame Width (bytes)</th> <th style="text-align: center; padding: 2px;">Max Frame Width (pixels)</th> <th style="text-align: center; padding: 2px;">Max Pitch (bytes)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">Legacy 4K</td> <td style="text-align: center; padding: 2px;">8bpp</td> <td style="text-align: center; padding: 2px;">16k</td> <td style="text-align: center; padding: 2px;">16k</td> <td style="text-align: center; padding: 2px;">16k + 127</td> </tr> <tr> <td></td> <td style="text-align: center; padding: 2px;">16bpp</td> <td style="text-align: center; padding: 2px;">16k</td> <td style="text-align: center; padding: 2px;">8k</td> <td style="text-align: center; padding: 2px;">16k + 127</td> </tr> </tbody> </table>		Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)	Max Pitch (bytes)	Legacy 4K	8bpp	16k	16k	16k + 127		16bpp	16k	8k	16k + 127
Tiling Mode	Pixel Format	Max Frame Width (bytes)	Max Frame Width (pixels)	Max Pitch (bytes)														
Legacy 4K	8bpp	16k	16k	16k + 127														
	16bpp	16k	8k	16k + 127														

SFC_STATE_BODY

		32bpp	16k	4k	16k + 127
		64bpp	16k	2k	16k + 127
		128bpp	16k	1k	16k + 127
TileYF	8bpp	8k	8k	8k + 63	
	16bpp	16k	8k	16k + 127	
	32bpp	16k	4k	16k + 127	
	64bpp	16k	2k	16k + 255	
	128bpp	16k	1k	16k + 255	
TileYS	8bpp	16k	16k	16k + 255	
	16bpp	16k	8k	16k + 511	
	32bpp	16k	4k	16k + 511	
	64bpp	16k	2k	16k + 1023	
	128bpp	16k	1k	16k + 1023	

This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).

2 Bottom field Surface Half Pitch For Chroma

Exists If: //PLANAR Surface Formats Only

Format: Enable

This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field.

Programming Notes

This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).

1 Bottom field Surface Tiled

Format:	Boolean
---------	---------

This field specifies whether the surface is tiled.

Value	Name	Description
1	True	Tiled
0	FALSE	Linear

Programming Notes

- Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory.
- The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit

This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).

SFC_STATE_BODY

	0	<p>Bottom field Surface Tile Walk</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Boolean</td></tr> </table> <p>This field specifies the type of memory tiling (XMajor or YMajor) employed to tile this surface. See <i>Memory Interface Functions</i> for details on memory tiling and restrictions.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;">TILEWALK_XMAJOR</td></tr> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;">TILEWALK_YMAJOR</td></tr> </tbody> </table> <p>Programming Notes</p> <ul style="list-style-type: none"> • The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit. <p>This field is ignored when the surface is linear.</p> <p>This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).</p>	Format:	Boolean	Value	Name	0	TILEWALK_XMAJOR	1	TILEWALK_YMAJOR
Format:	Boolean									
Value	Name									
0	TILEWALK_XMAJOR									
1	TILEWALK_YMAJOR									
58	31:16	<p>Bottom field Surface X Offset For U</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">//PLANAR Surface Formats Only</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U16</td></tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.</p> <p>Programming Notes</p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must be zero.</p> <p>This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).</p>	Exists If:	//PLANAR Surface Formats Only	Format:	U16				
Exists If:	//PLANAR Surface Formats Only									
Format:	U16									
	15:0	<p>Bottom field Surface Y Offset For U</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">//PLANAR Surface Formats Only</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U16</td></tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled.</p> <p>Programming Notes</p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixels - i.e., multiple MBs.</p> <p>This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).</p>	Exists If:	//PLANAR Surface Formats Only	Format:	U16				
Exists If:	//PLANAR Surface Formats Only									
Format:	U16									
59	31:16	<p>Bottom field Surface X Offset For V</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">//PLANAR Surface Formats with Interleaved Chroma Disable</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U16</td></tr> </table> <p>This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V(Cr) plane.</p>	Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable	Format:	U16				
Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable									
Format:	U16									

SFC_STATE_BODY					
	<p style="text-align: center;">Programming Notes</p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.</p>				
	<p>This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).</p>				
15:0	<p>Bottom field Surface Y Offset For V</p> <table border="1"> <tr> <td>Exists If:</td><td>//PLANAR Surface Formats with Interleaved Chroma Disable</td></tr> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V(Cr) plane.</p> <p style="text-align: center;">Programming Notes</p> <p>For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.</p> <p>This Dword needs to be programmed only when the input frame data format is set to interleaved(2'b01) and output frame data format is set to field mode(2'b10).</p>	Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable	Format:	U16
Exists If:	//PLANAR Surface Formats with Interleaved Chroma Disable				
Format:	U16				

SIMD1 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU SIMD1 - SIMD1 Untyped BUFFER Surface 64-Bit Address Payload

Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.1	63:0	U0 Format: U64 Specifies the U channel for slot [0]



SIMD8 Bindless Thread Spawn Message

SIMD8_BTD_SPAWN_PAYLOAD - SIMD8 Bindless Thread Spawn Message						
DWord	Bit	Description				
0.0-0.7	255:48	reserved				
	47:6	Global Pointer 48 bit address to Global Arguments aligned to 64B				
	5:1	Reserved				
	0	StackID Release When this bit is set, a valid StackID in the message is released by HW.				
1.0-1.7	255:128	Reserved <table border="1"><tr><td>Access:</td><td>RO</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
127:0	StackID[7:0] <table border="1"><tr><td>Format:</td><td>U16[8]</td></tr></table> 16 bits of StackID. Range is 0 .. 2K-1 Bits 15:12 should be programmed to 0 StackIDs are arranged in the payload in the same order as the shader record identifiers. For example stackID[0] corresponds to Shader Record Identifier[0] and so on	Format:	U16[8]			
Format:	U16[8]					
2.0-2.7	255:0	Shader Record Identifier[3:0] <table border="1"><tr><td>Format:</td><td>U64[4]</td></tr></table> 64 bit address offset to Shader Record Identifier	Format:	U64[4]		
Format:	U64[4]					
3.0-3.7	255:0	Shader Record Identifier[7:4] <table border="1"><tr><td>Format:</td><td>U64[4]</td></tr></table> 64 bit address offset to Shader Record Identifier	Format:	U64[4]		
Format:	U64[4]					

SIMD8 Dual Source Render Target Data Payload

MDP_RTW_8DS - SIMD8 Dual Source Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Src0 Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Red</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
1.0-1.7	255:0	<p>Src0 Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Green</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
2.0-2.7	255:0	<p>Src0 Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Blue</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
3.0-3.7	255:0	<p>Src0 Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src0 Alpha</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
4.0-4.7	255:0	<p>Src1 Red</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src1 Red</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
5.0-5.7	255:0	<p>Src1 Green</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src1 Green</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
6.0-6.7	255:0	<p>Src1 Blue</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src1 Blue</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
7.0-7.7	255:0	<p>Src1 Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> <p>Slots[7:0] or [15:8] of Src1 Alpha</p>	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			

SIMD8 LOD Message Address Payload Control

MACR_LOD SIMD8 - SIMD8 LOD Message Address Payload Control		
DWord	Bit	Description
0.0	31:0	Slot0 LOD Format: MACD_LOD Specifies the LOD for slot 0
0.1	31:0	Slot1 LOD Format: MACD_LOD Specifies the LOD for slot 1
0.2	31:0	Slot2 LOD Format: MACD_LOD Specifies the LOD for slot 2
0.3	31:0	Slot3 LOD Format: MACD_LOD Specifies the LOD for slot 3
0.4	31:0	Slot4 LOD Format: MACD_LOD Specifies the LOD for slot 4
0.5	31:0	Slot5 LOD Format: MACD_LOD Specifies the LOD for slot 5
0.6	31:0	Slot6 LOD Format: MACD_LOD Specifies the LOD for slot 6
0.7	31:0	Slot7 LOD Format: MACD_LOD Specifies the LOD for slot 7

SIMD8 Render Target Data Payload

MDP_RTW_8 - SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Red Format: MDP_DW SIMD8 Slots [7:0] Red
1.0-1.7	255:0	Green Format: MDP_DW SIMD8 Slots [7:0] Green
2.0-2.7	255:0	Blue Format: MDP_DW SIMD8 Slots [7:0] Blue
3.0-3.7	255:0	Alpha Format: MDP_DW SIMD8 Slots [7:0] Alpha

SIMD8 Trace Ray Message

TRACE_RAY SIMD8 PAYLOAD - SIMD8 Trace Ray Message						
DWord	Bit	Description				
0.0-0.7	255:131	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	130:129	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	128	<p>RayQuery Enable When this bit is set, Trace Ray message behaves like a Ray Query i.e. it requires a write-back message in response when all the valid Rays(SIMD lanes) have completed in RT shared function.</p> <table border="1"> <tr> <td align="center" colspan="2">Programming Notes</td></tr> <tr> <td align="center" colspan="2">From any instance of a shader, there must be only one outstanding TraceRay message with RayQuery Enable bit set.</td></tr> </table>	Programming Notes		From any instance of a shader, there must be only one outstanding TraceRay message with RayQuery Enable bit set.	
Programming Notes						
From any instance of a shader, there must be only one outstanding TraceRay message with RayQuery Enable bit set.						
	127:64	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	63:0	<p>Global Pointer Format: U64 64 bit field has the format of (zeros[63:48], GlobalPointer[47:6], zeros[5:0]). GlobalPoiter address offset to global constants used by Ray Tracing Shared function. Global arguments are at 64B offset from this address.</p>				
1.0-1.7	255:0	<p>RayPayload[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> </table> <p>[31:27] Reserved [26:16] (11bits): indicates StackID, therefore maximum number of StackIDs can be $2^{11} - 1$. [15:10]: Reserved / MBZ [9:8] (2bits) : indicates TRACE_RAY_CONTROL field as mentioned in the section :Trace Ray Control [7:3] Reserved [2:0] (3bits): bvh_level RayPayloads are arranged in the same order as the shader record pointers on per SIMD slot basis.</p>	Format:	U32[8]		
Format:	U32[8]					

TRACE_RAY SIMD8 PAYLOAD - SIMD8 Trace Ray Message

Programming Notes

When RayQuery Enable bit is set, HW does not use StackID from this field but instead uses otherwise available bit-fields to determine the stackID as follows:

With fused EU_s: StackID[10:0] (msb to lsb) = EUID[3:0] & THREAD_ID[2:0] & SIMD_LANE_ID[3:0]

With natively wide EU_s: StackID[10:0] (msb to lsb) = EUID[2:0] & THREAD_ID[3:0] & SIMD_LANE_ID[3:0]

It should be noted that, most SIMD width available while performing the RayQuery is limited to 16.



SIMD8 Typed Surface 32-Bit Address Payload

MAP32B_TS SIMD8 - SIMD8 Typed Surface 32-Bit Address Payload		
DWord	Bit	Description
0.0-0.7	255:0	U Format: MACR_32b Specifies the U channel for slots [7:0]
1.0-1.7	255:0	V Format: MACR_32b Specifies the V channel for slots [7:0]
2.0-2.7	255:0	R Format: MACR_32b Specifies the R channel for slots [7:0]
3.0-3.7	255:0	LOD Format: MACR_LOD SIMD8 Specifies the LOD for slots [7:0]

SIMD8 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU SIMD8 - SIMD8 Untyped BUFFER Surface 32-Bit Address Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>U</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the U channel for slots [7:0]</p>	Format:	MACR_32b
Format:	MACR_32b			



SIMD8 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU SIMD8 - SIMD8 Untyped BUFFER Surface 64-Bit Address Payload

Size (in bits):	512	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	U3_U0 Format: MACR_64b Specifies the U channel for slots [3:0]
1.0-1.7	255:0	U7_U4 Format: MACR_64b Specifies the U channel for slots [7:4]

SIMD8 Untyped SCRATCH Surface 32-Bit Address Payload

MAP32B_USUV SIMD8 - SIMD8 Untyped SCRATCH Surface 32-Bit Address Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>U</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the U channel for slots [7:0]</p>	Format:	MACR_32b
Format:	MACR_32b			
1.0-1.7	255:0	<p>V</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_32b</td> </tr> </table> <p>Specifies the V channel for slots [7:0]</p>	Format:	MACR_32b
Format:	MACR_32b			



SIMD8 URB Channel Mask Message Address Payload

MAPU_CMASK SIMD8 - SIMD8 URB Channel Mask Message Address Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Per Slot Channel Mask</p> <table border="1"><tr><td>Format:</td><td>MACD_URB_CMASK[8]</td></tr></table> <p>Each slot's mask field is combined with the execution mask to determine which Dwords are written to the URB.</p>	Format:	MACD_URB_CMASK[8]
Format:	MACD_URB_CMASK[8]			

SIMD8 URB Offset Message Address Payload

MAPU SIMD8 - SIMD8 URB Offset Message Address Payload								
DWord	Bit	Description						
0.0-0.7	255:0	<p>Slot Offset</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> </table> <p>Each slot's offset field is added to the Global Offset(specified in the message descriptor) and the slot's URB Handle (specified in the message header)to generate the URB address for this access. This offset and the Global Offset are specified as Oword units (128 bits).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0-2047]</td> <td></td> </tr> </tbody> </table>	Format:	U32[8]	Value	Name	[0-2047]	
Format:	U32[8]							
Value	Name							
[0-2047]								

SIMD16 Bindless Thread Spawn Message

BTD SIMD16 SPAWN PAYLOAD - SIMD16 Bindless Thread Spawn Message								
DWord	Bit	Description						
0.0-0.7	255:48	reserved						
	47:6	Global Pointer 48 bit address to Global Arguments aligned to 64B						
	5:1	Reserved						
	0	StackID Release When this bit is set, a valid StackID in the message is released by HW.						
1.0-1.7	255:0	StackID[15:0] <table border="1"> <tr> <td>Format:</td> <td>U16[16]</td> </tr> <tr> <td colspan="2">16 bit StackIDs. Range is 0 - 2K-1 . Bits 15:14 is set to 0</td></tr> <tr> <td colspan="2">StackIDs are arranged in the same order as the shader record pointers. StackID[0] corresponds to Shader Record Pointer[0] and so on.</td></tr> </table>	Format:	U16[16]	16 bit StackIDs. Range is 0 - 2K-1 . Bits 15:14 is set to 0		StackIDs are arranged in the same order as the shader record pointers. StackID[0] corresponds to Shader Record Pointer[0] and so on.	
Format:	U16[16]							
16 bit StackIDs. Range is 0 - 2K-1 . Bits 15:14 is set to 0								
StackIDs are arranged in the same order as the shader record pointers. StackID[0] corresponds to Shader Record Pointer[0] and so on.								
2.0-2.7	255:0	Shader Record Identifier[3:0] <table border="1"> <tr> <td>Format:</td> <td>U64[4]</td> </tr> <tr> <td colspan="2">64 bit address offset to Shader Record Identifier.</td></tr> </table>	Format:	U64[4]	64 bit address offset to Shader Record Identifier.			
Format:	U64[4]							
64 bit address offset to Shader Record Identifier.								
3.0-3.7	255:0	Shader Record Identifier[7:4] <table border="1"> <tr> <td>Format:</td> <td>U64[4]</td> </tr> <tr> <td colspan="2">64 bit address offset to Shader Record Identifier</td></tr> </table>	Format:	U64[4]	64 bit address offset to Shader Record Identifier			
Format:	U64[4]							
64 bit address offset to Shader Record Identifier								
4.0-4.7	255:0	Shader Record Identifier[11:8] <table border="1"> <tr> <td>Format:</td> <td>U64[4]</td> </tr> <tr> <td colspan="2">64 bit address offset to Shader Record Identifier</td></tr> </table>	Format:	U64[4]	64 bit address offset to Shader Record Identifier			
Format:	U64[4]							
64 bit address offset to Shader Record Identifier								
5.0-5.7	255:0	Shader Record Identifier[15:12] <table border="1"> <tr> <td>Format:</td> <td>U64[4]</td> </tr> <tr> <td colspan="2">64 bit address offset to Shader Record Identifier</td></tr> </table>	Format:	U64[4]	64 bit address offset to Shader Record Identifier			
Format:	U64[4]							
64 bit address offset to Shader Record Identifier								

SIMD16 Render Target Data Payload

MDP_RTW_16 - SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Red[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0] Red</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Red	
Format:	MDP_DW SIMD8					
Slots [7:0] Red						
1.0-1.7	255:0	Red[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8] Red</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Red	
Format:	MDP_DW SIMD8					
Slots [15:8] Red						
2.0-2.7	255:0	Green[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0] Green</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Green	
Format:	MDP_DW SIMD8					
Slots [7:0] Green						
3.0-3.7	255:0	Green[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8] Green</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Green	
Format:	MDP_DW SIMD8					
Slots [15:8] Green						
4.0-4.7	255:0	Blue[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0] Blue</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Blue	
Format:	MDP_DW SIMD8					
Slots [7:0] Blue						
5.0-5.7	255:0	Blue[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8] Blue</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Blue	
Format:	MDP_DW SIMD8					
Slots [15:8] Blue						
6.0-6.7	255:0	Alpha[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0] Alpha</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Alpha	
Format:	MDP_DW SIMD8					
Slots [7:0] Alpha						
7.0-7.7	255:0	Alpha[15:7] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:7] Alpha</td> <td></td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:7] Alpha	
Format:	MDP_DW SIMD8					
Slots [15:7] Alpha						

SIMD16 Trace Ray Message

TRACE_RAY SIMD16 PAYLOAD - SIMD16 Trace Ray Message						
DWord	Bit	Description				
0.0-0.7	255:131	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	130:129	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	128	<p>RayQuery Enable When this bit is set in the header, Trace Ray Message behaves like a Ray Query. This message requires a write-back message indicating RayQuery for all valid Rays (SIMD lanes) have completed.</p> <table border="1"> <tr> <td align="center">Programming Notes</td> </tr> <tr> <td>From any instance of a shader, there must be only one outstanding TraceRay message with RayQuery Enable bit set.</td> </tr> </table>	Programming Notes	From any instance of a shader, there must be only one outstanding TraceRay message with RayQuery Enable bit set.		
Programming Notes						
From any instance of a shader, there must be only one outstanding TraceRay message with RayQuery Enable bit set.						
	127:64	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	63:0	<p>Global pointer 64 bit field has the format of (zeros[63:48], GlobalPointer[47:6], zeros[5:0]). GlobalPoiter address offset to global constants used by Ray Tracing Shared function. Global arguments are at 64B offset from this address.</p>				
1.0-1.7	255:0	<p>RayPayload[7:0]</p> <table border="1"> <tr> <td>Format:</td> <td>U32[8]</td> </tr> </table> <p>[31:28] Reserved [27:16] (12bits): indicates StackID, therefore maximum number of StackIDs can be $2^{12} - 1$. [15:11]: Reserved / MBZ [10:8] (3bits) : indicates TRACE_RAY_CONTROL field as mentioned in the section :Trace Ray Control [7:3] Reserved [2:0] (3bits): bvh_level RayPayloads are arranged in the same order as the shader record pointers on per SIMD slot basis.</p>	Format:	U32[8]		
Format:	U32[8]					

TRACE_RAY SIMD16 PAYLOAD - SIMD16 Trace Ray Message

2.0-2.7	255:0	<p>RayPayload[15:8]</p> <table border="1"> <tr> <td>Format:</td><td>U32[8]</td></tr> </table> <p>[31:27] Reserved [26:16] (11bits): indicates StackID, therefore maximum number of StackIDs can be $2^{11} - 1$. [15:11]: Reserved / MBZ [10:8] (3bits) : indicates TRACE_RAY_CONTROL field as mentioned in the section :Trace Ray Control [7:3] Reserved [2:0] (3bits): bvh_level RayPayloads are arranged in the same order as the shader record pointers on per SIMD slot basis.</p>	Format:	U32[8]
Format:	U32[8]			
Programming Notes				

When RayQuery Enable bit is set, HW does not use StackID from this field but instead uses otherwise available bit-fields to determine the stackID as follows:
 With fused EUs : StackID[10:0] (msb to lsb) = EUID[3:0] & THREAD_ID[2:0] & SIMD_LANE_ID[3:0]
 With natively wide EUs: StackID[10:0] (msb to lsb) = EUID[2:0] & THREAD_ID[3:0] & SIMD_LANE_ID[3:0]
 It should be noted that, most SIMD width available while performing the RayQuery is limited to 16.



SIMD16 Typed Surface 16-Bit Address Payload

MAP16B_TS SIMD16 - SIMD16 Typed Surface 16-Bit Address Payload

Size (in bits):	1024							
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000							
DWord	Bit	Description						
0.0-0.7	255:0	U Format: U16[16] Specifies the U channel for slots [15:0]						
1.0-1.7	255:0	V Format: U16[16] Specifies the V channel for slots [15:0]						
2.0-2.7	255:0	R Format: U16[16] Specifies the R for slots [15:0]						
3.0-3.7	255:0	LOD Format: U16[16] Specifies the LOD for slots [15:0] <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,14]</td><td></td><td>representing LOD</td></tr></tbody></table>	Value	Name	Description	[0,14]		representing LOD
Value	Name	Description						
[0,14]		representing LOD						

SIMD16 Untyped BUFFER Surface 16-Bit Address Payload

MAP16B_USU SIMD16 - SIMD16 Untyped BUFFER Surface 16-Bit Address Payload						
DWord	Bit	Description				
0.0-0.7	255:0	<p>U</p> <table> <tr> <td>Format:</td> <td>U16[16]</td> </tr> <tr> <td colspan="2">Specifies the U channel for slots [15:0]</td></tr> </table>	Format:	U16[16]	Specifies the U channel for slots [15:0]	
Format:	U16[16]					
Specifies the U channel for slots [15:0]						



SID16 Untyped BUFFER Surface 32-Bit Address Payload

MAP32B_USU SIMD16 - SIMD16 Untyped BUFFER Surface 32-Bit Address Payload

Size (in bits):	512	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-1.7	511:0	U Format: U32[16] Specifies the U channel for slots [15:0]

SIMD16 Untyped BUFFER Surface 64-Bit Address Payload

MAP64B_USU SIMD16 - SIMD16 Untyped BUFFER Surface 64-Bit Address Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>U3_U0</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [3:0]</p>	Format:	MACR_64b
Format:	MACR_64b			
1.0-1.7	255:0	<p>U7_U4</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [7:4]</p>	Format:	MACR_64b
Format:	MACR_64b			
2.0-2.7	255:0	<p>U11_U8</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [11:8]</p>	Format:	MACR_64b
Format:	MACR_64b			
3.0-3.7	255:0	<p>U15_U12</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the U channel for slots [15:12]</p>	Format:	MACR_64b
Format:	MACR_64b			



SIMD16 Untyped SCRATCH Surface 16-Bit Address Payload

MAP16B_USUV SIMD16 - SIMD16 Untyped SCRATCH Surface 16-Bit Address Payload

Size (in bits):	512	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
DWord	Bit	Description
0.0-0.7	255:0	U Format: U16[16] Specifies the U channel for slots [15:0]
1.0-1.7	255:0	V Format: U16[16] Specifies the V channel for slots [15:0]

SIMD16 Untyped SCRATCH Surface 32-Bit Address Payload

MAP32B_USUV SIMD16 - SIMD16 Untyped SCRATCH Surface 32-Bit Address Payload		
Size (in bits): 1024 Default Value: 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000		
DWord	Bit	Description
0.0-1.7	511:0	U Format: U32[16] Specifies the U channel for slots [15:0]
2.0-3.7	511:0	V Format: U32[16] Specifies the V channel for slots [15:0]

SIMD 32-Bit Address Payload Control

MACR_32B - SIMD 32-Bit Address Payload Control		
DWord	Bit	Description
0.0	31:0	Offset0 Format: U32 Specifies the address offset for slot 0 in this payload register.
0.1	31:0	Offset1 Format: U32 Specifies the address offset for slot 1 in this payload register.
0.2	31:0	Offset2 Format: U32 Specifies the address offset for slot 2 in this payload register.
0.3	31:0	Offset3 Format: U32 Specifies the address offset for slot 3 in this payload register.
0.4	31:0	Offset4 Format: U32 Specifies the address offset for slot 4 in this payload register.
0.5	31:0	Offset5 Format: U32 Specifies the address offset for slot 5 in this payload register.
0.6	31:0	Offset6 Format: U32 Specifies the address offset for slot 6 in this payload register.
0.7	31:0	Offset7 Format: U32 Specifies the address offset for slot 7 in this payload register.

SIMD 64-Bit Address Payload Control

MACR_64B - SIMD 64-Bit Address Payload Control						
DWord	Bit	Description				
0.0-0.1	63:0	Offset0 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the address offset for slot 0 in this payload register.</td></tr> </table>	Format:	U64	Specifies the address offset for slot 0 in this payload register.	
Format:	U64					
Specifies the address offset for slot 0 in this payload register.						
0.2-0.3	63:0	Offset1 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the address offset for slot 1 in this payload register.</td></tr> </table>	Format:	U64	Specifies the address offset for slot 1 in this payload register.	
Format:	U64					
Specifies the address offset for slot 1 in this payload register.						
0.4-0.5	63:0	Offset2 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the address offset for slot 2 in this payload register.</td></tr> </table>	Format:	U64	Specifies the address offset for slot 2 in this payload register.	
Format:	U64					
Specifies the address offset for slot 2 in this payload register.						
0.6-0.7	63:0	Offset3 <table border="1"> <tr> <td>Format:</td> <td>U64</td> </tr> <tr> <td colspan="2">Specifies the address offset for slot 3 in this payload register.</td></tr> </table>	Format:	U64	Specifies the address offset for slot 3 in this payload register.	
Format:	U64					
Specifies the address offset for slot 3 in this payload register.						



SIMD8 32-Bit Address Payload

MAP32B SIMD8 - SIMD8 32-Bit Address Payload		
DWord	Bit	Description
0.0-0.7	255:0	Offset[7:0] Format: MACR_32b Specifies the address offset for Slots [7:0].

SIMD8 64-Bit Address Payload

MAP64B SIMD8 - SIMD8 64-Bit Address Payload				
DWord	Bit	Description		
0.0-0.7	255:0	<p>Offset[3:0]</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the address offset for slots [3:0].</p>	Format:	MACR_64b
Format:	MACR_64b			
1.0-1.7	255:0	<p>Offset[7:4]</p> <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> </table> <p>Specifies the address offset for slots [7:4].</p>	Format:	MACR_64b
Format:	MACR_64b			



SIMD16 16-Bit Address Payload

MAP16B SIMD16 - SIMD16 16-Bit Address Payload		
DWord	Bit	Description
0.0-0.7	255:0	Offset Format: U16[16] Specifies the address offset for slots [15:0].

SIMD16 32-Bit Address Payload

MAP32B SIMD16 - SIMD16 32-Bit Address Payload				
DWord	Bit	Description		
0.0-1.7	511:0	<p>Offset</p> <table border="1"> <tr> <td>Format:</td> <td>U32[16]</td> </tr> </table> <p>Specifies the address offset for slots [15:0].</p>	Format:	U32[16]
Format:	U32[16]			

SIMD16 64-Bit Address Payload

MAP64B SIMD16 - SIMD16 64-Bit Address Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Offset[3:0] <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> <tr> <td colspan="2">Specifies the address offsets for slots [3:0].</td></tr> </table>	Format:	MACR_64b	Specifies the address offsets for slots [3:0].	
Format:	MACR_64b					
Specifies the address offsets for slots [3:0].						
1.0-1.7	255:0	Offset[7:4] <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> <tr> <td colspan="2">Specifies the address offsets for slots [7:4].</td></tr> </table>	Format:	MACR_64b	Specifies the address offsets for slots [7:4].	
Format:	MACR_64b					
Specifies the address offsets for slots [7:4].						
2.0-2.7	255:0	Offset[11:8] <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> <tr> <td colspan="2">Specifies the address offsets for slots [11:8].</td></tr> </table>	Format:	MACR_64b	Specifies the address offsets for slots [11:8].	
Format:	MACR_64b					
Specifies the address offsets for slots [11:8].						
3.0-3.7	255:0	Offset[15:12] <table border="1"> <tr> <td>Format:</td> <td>MACR_64b</td> </tr> <tr> <td colspan="2">Specifies the address offsets for slots [15:12].</td></tr> </table>	Format:	MACR_64b	Specifies the address offsets for slots [15:12].	
Format:	MACR_64b					
Specifies the address offsets for slots [15:12].						

SIMD Mode 2 Message Descriptor Control Field

MDC_SM2 - SIMD Mode 2 Message Descriptor Control Field											
DWord	Bit	Description									
0	0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed) <table border="1" data-bbox="360 572 1470 713"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>SIMD8</td> <td>SIMD8</td> </tr> <tr> <td>01h</td> <td>SIMD16</td> <td>SIMD16</td> </tr> </tbody> </table>	Value	Name	Description	00h	SIMD8	SIMD8	01h	SIMD16	SIMD16
Value	Name	Description									
00h	SIMD8	SIMD8									
01h	SIMD16	SIMD16									



SIMD Mode 3 Message Descriptor Control Field

MDC_SM3 - SIMD Mode 3 Message Descriptor Control Field																	
DWord	Bit	Description															
0	1:0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>Reserved</td><td>Ignored</td></tr><tr><td>01h</td><td>SIMD16</td><td>SIMD16</td></tr><tr><td>02h</td><td>SIMD8</td><td>SIMD8</td></tr><tr><td>03h</td><td>Reserved</td><td>Ignored</td></tr></tbody></table>	Value	Name	Description	00h	Reserved	Ignored	01h	SIMD16	SIMD16	02h	SIMD8	SIMD8	03h	Reserved	Ignored
Value	Name	Description															
00h	Reserved	Ignored															
01h	SIMD16	SIMD16															
02h	SIMD8	SIMD8															
03h	Reserved	Ignored															

SLICE_HASH_TABLE

SLICE_HASH_TABLE - SLICE_HASH_TABLE		
Size (in bits):	1024	
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000	
Description The slice hash table state is stored as an array tables (2 slices-8 slices), each of which contains the 32 DWords described here. 16x16 lookup table for slice indexed by lower bits of pixel block address. Each entry in the table indicates the physicalZ Pipe id to map that XY. If that pipe is disabled, then it must not be present in the table.		
DWord	Bit	Description
0..31	1023:0	Slice Hashing Table Entries Format: SLICE_HASHING_TABLE_ENTRY[16] Each entry has the Enabled Physical Iz PipeID to map that [Y][X] pixel block address.

SLICE_HASHING_TABLE_ENTRY

SLICE_HASHING_TABLE_ENTRY		
DWord	Bit	Description
0	31:28	Entry7 Format: U4
	27:24	Entry6 Format: U4
	23:20	Entry5 Format: U4
	19:16	Entry4 Format: U4
	15:12	Entry3 Format: U4
	11:8	Entry2 Format: U4
	7:4	Entry1 Format: U4
	3:0	Entry0 Format: U4
1	31:28	Entry15
	27:24	Entry14 Format: U4
	23:20	Entry13 Format: U4
	19:16	Entry12 Format: U4
	15:12	Entry11 Format: U4
	11:8	Entry10 Format: U4
	7:4	Entry9 Format: U4
	3:0	Entry8 Format: U4

SLM Block Message Header

MH_SLM_GO - SLM Block Message Header						
DWord	Bit	Description				
0..1	63:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
2	31:0	<p>Global Offset</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Specifies the global element index into the buffer, in units of Hwords, Owords, Dwords, or Bytes (depending on the message).</p> <p>Programming Notes</p> <p>The Global Offset for Aligned Block operations is specified as a Dword-aligned byte offset (offset bits [1:0] = 0), or Oword-aligned byte offset (offset bits [3:0]=0), or Hword-aligned byte offset (offset bits [4:0]=0).</p>	Format:	U32		
Format:	U32					
3..7	159:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					



Slot Group 2 Message Descriptor Control Field

MDC_SG2 - Slot Group 2 Message Descriptor Control Field											
DWord	Bit	Description									
0	0	SIMD Mode Controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>SG8L</td><td>Use low 8 slots</td></tr><tr><td>01h</td><td>SG8U</td><td>Use high 8 slots</td></tr></tbody></table>	Value	Name	Description	00h	SG8L	Use low 8 slots	01h	SG8U	Use high 8 slots
Value	Name	Description									
00h	SG8L	Use low 8 slots									
01h	SG8U	Use high 8 slots									

Slot Group 3 Message Descriptor Control Field

MDC_SG3 - Slot Group 3 Message Descriptor Control Field																	
DWord	Bit	Description															
0	1:0	<p>SIMD Mode Controls which 8 bits of Pixel/Sample Mask in the message header are ANDed with the execution mask to determine which slots are accessed. This field is ignored if the header is not present.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>Reserved</td> <td>Ignored</td> </tr> <tr> <td>01h</td> <td>SG8L</td> <td>Use low 8 slots</td> </tr> <tr> <td>02h</td> <td>SG8U</td> <td>Use high 8 slots</td> </tr> <tr> <td>03h</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	00h	Reserved	Ignored	01h	SG8L	Use low 8 slots	02h	SG8U	Use high 8 slots	03h	Reserved	Ignored
Value	Name	Description															
00h	Reserved	Ignored															
01h	SG8L	Use low 8 slots															
02h	SG8U	Use high 8 slots															
03h	Reserved	Ignored															

Slot Group Select Render Cache Message Descriptor Control Field

MDC_RT_SGS - Slot Group Select Render Cache Message Descriptor Control Field											
DWord	Bit	Description									
0	0	<p>Slot Group Select</p> <p>This field selects whether slots 15:0 or slots 31:16 are used for bypassed data. Bypassed data includes the antialias alpha, multisample coverage mask, and if the header is not present also includes the X/Y addresses and pixel enables. For 8- and 16-pixel dispatches, SLOTGRP_LO must be selected on every message. For 32-pixel dispatches, this field must be set correctly for each message based on which slots are currently being processed.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>SLOTGRP_LO</td> <td>Choose bypassed data for slots 15:0</td> </tr> <tr> <td>01h</td> <td>SLOTGRP_HI</td> <td>Choose bypassed data for slots 31:16</td> </tr> </tbody> </table>	Value	Name	Description	00h	SLOTGRP_LO	Choose bypassed data for slots 15:0	01h	SLOTGRP_HI	Choose bypassed data for slots 31:16
Value	Name	Description									
00h	SLOTGRP_LO	Choose bypassed data for slots 15:0									
01h	SLOTGRP_HI	Choose bypassed data for slots 31:16									

SO_DECL

SO_DECL									
DWord	Bit	Description							
0	15:14	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
	13:12	Output Buffer Slot <table border="1"> <tr> <td>Format:</td> <td>U2</td> </tr> </table> <p>This field selects the destination output buffer slot.</p>	Format:	U2					
Format:	U2								
	11	Hole Flag <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, the Component Mask field indirectly specifies a number of 32-bit locations to skip over (leave unmodified in memory) in the selected output buffer. The Register Index field is ignored. The only permitted Component Mask values are as follows:</p> <table border="1"> <tr> <td>0x0 No Dwords are skipped over (SO_DECL performs no operation)</td> </tr> <tr> <td>0x1 (X) Skip 1 Dword</td> </tr> <tr> <td>0x3 (XY) Skip 2 DWords</td> </tr> <tr> <td>0x7 (XYZ) Skip 3 DWords</td> </tr> <tr> <td>0xF (XYZW) Skip 4 DWords</td> </tr> </table>	Format:	Enable	0x0 No Dwords are skipped over (SO_DECL performs no operation)	0x1 (X) Skip 1 Dword	0x3 (XY) Skip 2 DWords	0x7 (XYZ) Skip 3 DWords	0xF (XYZW) Skip 4 DWords
Format:	Enable								
0x0 No Dwords are skipped over (SO_DECL performs no operation)									
0x1 (X) Skip 1 Dword									
0x3 (XY) Skip 2 DWords									
0x7 (XYZ) Skip 3 DWords									
0xF (XYZW) Skip 4 DWords									
	10	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ			
Access:	RO								
Format:	MBZ								
	9:4	Register Index <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>If Hole Flag is clear, this field specifies the 128-bit offset into the source vertex data which supplies the source data to be written to the destination buffer, where the individual 32-component destination locations are selected by Component Mask. e.g., Register Index 0 corresponds with the first 128 bits of the data read from the vertex URB entry (as per corresponding Vertex Read Offset state)</p> <p>There is only enough internal storage for the 128-bit vertex header and 32 128-bit vertex attributes.</p>	Format:	U6					
Format:	U6								

SO_DECL

		Value	Name
		[0,32]	
		0h	[Default]
Programming Notes			
It is the responsibility of software to map any API-visible source data specifications (e.g., vertex register number) into 128-bit granular URB read offsets.			
3:0	Component Mask		
	Format:	U4	
<p>This field is a 4-bit bitmask that selects which contiguous 32-bit component(s) are either written or skipped-over in the destination buffer .If this field is zero the SO_DECL operation is effectively a no-op. No data will be appended to the destination and the destination buffer's write pointer will not be advanced .If the Hole Flag is set, this field (if non-zero) indirectly specifies how much the destination buffer's write pointer should be advanced. See Hole Flag description above for restrictions on this field. If the Hole Flag is clear, this field (if non-zero) selects which source components are to be written to the destination buffer. The components must be contiguous, e.g. YZW is legal, but XZW is not. The selected source components are written to the destination buffer starting at the current write pointer, and then the write pointer is advanced past the written data. E.g., if YZW is specified, the three (YZW) components of the source register will be written to the destination buffer at the current write pointer, and the write pointer will be advanced by 3 DWords.</p>			
	Value	Name	
	0h	SO_DECL_COMPMASK_NONE [Default]	
	xxx1b	SO_DECL_COMPMASK_X	
	xx1xb	SO_DECL_COMPMASK_Y	
	x1xxb	SO_DECL_COMPMASK_Z	
	1xxxb	SO_DECL_COMPMASK_W	

SO_DECL_ENTRY

SO_DECL_ENTRY				
DWord	Bit	Description		
0..1	63:48	Stream 3 Decl <table border="1"> <tr> <td>Format:</td> <td>SO_DECL</td> </tr> </table> <p>This field contains Stream 3 SO_DECL [n]</p>	Format:	SO_DECL
Format:	SO_DECL			
47:32	Stream 2 Decl <table border="1"> <tr> <td>Format:</td> <td>SO_DECL</td> </tr> </table> <p>This field contains Stream 2 SO_DECL [n]</p>	Format:	SO_DECL	
Format:	SO_DECL			
31:16	Stream 1 Decl <table border="1"> <tr> <td>Format:</td> <td>SO_DECL</td> </tr> </table> <p>This field contains Stream 1 SO_DECL [n]</p>	Format:	SO_DECL	
Format:	SO_DECL			
15:0	Stream 0 Decl <table border="1"> <tr> <td>Format:</td> <td>SO_DECL</td> </tr> </table> <p>This field contains Stream 0 SO_DECL [n]</p>	Format:	SO_DECL	
Format:	SO_DECL			

Split_coding_unit_flags

Split_coding_unit_flags				
DWord	Bit	Description		
0	20	Split_flag_level0 <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table>	Format:	U1
Format:	U1			
	19:16	Split_flag_level1 <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>[19:16] is in raster order. Bit16 is for partition0 in raster order.</p>	Format:	U4
Format:	U4			
	15:12	Split_flag_level2 level1part3 <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>Split flags for bit19 partition.</p> <p>[15:12] is in raster order. Bit12 is for partition0 in raster order.</p>	Format:	U4
Format:	U4			
	11:8	Split_flag_level2 level1part2 <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>Split flags for bit18 partition.</p> <p>[11:8] is in raster order. Bit8 is for partition0 in raster order.</p>	Format:	U4
Format:	U4			
	7:4	Split_flag_level2 level1part1 <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>Split flags for bit17 partition.</p> <p>[7:4] is in raster order. Bit4 is for partition0 in raster order.</p>	Format:	U4
Format:	U4			
	3:0	Split_flag_level2 level1part0 <table border="1"> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>Split flags for bit16 partition.</p> <p>[3:0] is in raster order. Bit0 is for partition0 in raster order.</p>	Format:	U4
Format:	U4			

SplitBaseAddress4KByteAligned

SplitBaseAddress4KByteAligned					
Size (in bits): 64 Default Value: 0x00000000, 0x00000000					
Specifies a 64-bit (48-bit canonical) 4K-byte aligned memory base address. GraphicsAddress is a 64-bit value [63:0], but only a portion of it is used by hardware. The upper reserved bits are ignored and MBZ.					
Programming Notes					
Bits 63:48 must be zero.					
DWord	Bit	Description			
0..1	63:12	Base Address <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td><td>VIRTUAL_ADDR[63:12]</td></tr> </table>	Format:	VIRTUAL_ADDR[63:12]	
Format:	VIRTUAL_ADDR[63:12]				
11:0	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

SplitBaseAddress64ByteAligned

SplitBaseAddress64ByteAligned		
Size (in bits):	64	
Default Value:	0x00000000, 0x00000000	
Specifies a 64-bit (48-bit canonical) 64-byte aligned memory base address.		
Programming Notes		
Bits 63:48 must be zero.		
DWord	Bit	Description
0..1	63:6	Base Address Format: VIRTUAL_ADDR[63:6]
	5:0	Reserved Access: RO Format: MBZ

State Info Data Payload

DP_STATE_INFO_PAYLOAD - State Info Data Payload																															
DWord	Bit	Description																													
0.0	31:0	<p>Width</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Surface Width generally computed from RENDER_SURFACE_STATE Width (stored as width minus 1). The value is 0 for NULL surface, and in all other cases $(\text{Width}+1) \gg \text{LOD}$. Surface Width from RENDER_SURFACE_STATE (U14), zero extended to 32 bits.</p>	Format:	U32																											
Format:	U32																														
0.1	31:0	<p>Height</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Surface Height, generally computed from RENDER_SURFACE_STATE Height (stored as height minus 1). The value for a 1D array is RENDER_SURFACE_STATE's (Depth + 1). The value for 1D non-array, BUFFER, and NULL surface is 0. In all other case, the value is $(\text{Height} + 1) \gg \text{LOD}$.</p>	Format:	U32																											
Format:	U32																														
0.2	31:0	<p>Depth</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Surface Depth, generally computed from RENDER_SURFACE_STATE Depth (which is stored depth minus 1). If 2D Array or Cube Array surface, value is the $(\text{Depth}+1)$. If 3D surface, value is $(\text{Depth}+1) \gg \text{LOD}$. In all other case, the value is 0.</p>	Format:	U32																											
Format:	U32																														
0.3	31:0	<p>MIP Count</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>MIP Count from RENDER_SURFACE_STATE, range [0, 14], zero extended to 32 bits.</p>	Format:	U32																											
Format:	U32																														
0.4	31:0	<p>Surface Type</p> <table border="1"> <tr> <td>Format:</td> <td>U32</td> </tr> </table> <p>Surface Type from RENDER_SURFACE_STATE, zero extended to 32 bits</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>SURFTYPE_1D</td> <td>1-dimensional map or array of maps</td> </tr> <tr> <td>1h</td> <td>SURFTYPE_2D</td> <td>2-dimensional map or array of maps</td> </tr> <tr> <td>2h</td> <td>SURFTYPE_3D</td> <td>3-dimensional map (volumetric) of maps</td> </tr> <tr> <td>3h</td> <td>SURFTYPE_CUBE</td> <td>Cube map or array of cube maps</td> </tr> <tr> <td>4h</td> <td>SURFTYPE_BUFFER</td> <td>Element in a buffer</td> </tr> <tr> <td>6h</td> <td>SURFTYPE_SCRATCH</td> <td>Element in a buffer</td> </tr> <tr> <td>7h</td> <td>SURFTYPE_NULL</td> <td>Null surface</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Reserved</td> </tr> </tbody> </table>	Format:	U32	Value	Name	Description	0h	SURFTYPE_1D	1-dimensional map or array of maps	1h	SURFTYPE_2D	2-dimensional map or array of maps	2h	SURFTYPE_3D	3-dimensional map (volumetric) of maps	3h	SURFTYPE_CUBE	Cube map or array of cube maps	4h	SURFTYPE_BUFFER	Element in a buffer	6h	SURFTYPE_SCRATCH	Element in a buffer	7h	SURFTYPE_NULL	Null surface	Others	Reserved	Reserved
Format:	U32																														
Value	Name	Description																													
0h	SURFTYPE_1D	1-dimensional map or array of maps																													
1h	SURFTYPE_2D	2-dimensional map or array of maps																													
2h	SURFTYPE_3D	3-dimensional map (volumetric) of maps																													
3h	SURFTYPE_CUBE	Cube map or array of cube maps																													
4h	SURFTYPE_BUFFER	Element in a buffer																													
6h	SURFTYPE_SCRATCH	Element in a buffer																													
7h	SURFTYPE_NULL	Null surface																													
Others	Reserved	Reserved																													

DP_STATE_INFO_PAYLOAD - State Info Data Payload

0.5	31:0	Surface Format
Format: U32 Surface Format from RENDER_SURFACE_STATE (U9), zero extended to 32 bits.		
0.6-0.7	63:0	Reserved
Access: RO Format: MBZ		
1.0-1.5	191:0	Reserved
Access: RO Format: MBZ		
1.6-1.7	63:0	Instruction Base Address
Format: GraphicsAddress[63:0] Instruction Base Address from STATE_BASE_ADDRESS, extended to 64-bit format.		

Stateless Binding Table Index Message Descriptor Control Field

MDC_STATELESS - Stateless Binding Table Index Message Descriptor Control Field											
DWord	Bit	Description									
0	7:0	Binding Table Index Specifies the message is Stateless <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0FDh</td> <td>A32_A64_NC</td> <td>Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).	Others	Reserved	Ignored
Value	Name	Description									
0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).									
Others	Reserved	Ignored									

Stateless Block Message Header

MH_A32_GO - Stateless Block Message Header			
DWord	Bit	Description	
0..1	63:0	Reserved	
		Access:	RO
		Format:	MBZ
2	31:0	Global Offset	
		Format:	U32
		Specifies the global element index into the buffer, in units of Owords, Dwords, or Bytes (depending on the message).	
		Programming Notes	
		If the address offset calculated with the Buffer Base Address and Global Offset is greater than the PTSS size or the GeneralStateBufferSize, then the access is Out-of-Bounds.	
3	31:0	Per Thread Scratch Space	
		Format:	MHC_PTSS
		Specifies amount of scratch space used by this thread, for Stateless bounds checking.	
4	31:0	Reserved	
		Access:	RO
		Format:	MBZ
5	31:0	Buffer Base Address	
		Format:	MHC_A32_BBA
		Description	
		Specifies the surface address offset page [31:10] for A32 stateless messages.	
		Restriction : When using stateless A32 Data Port messages, General State Base Address[47:12] + Buffer Base Address[31:10] must be less than 2^{48} . It is illegal for this to be greater or equal than 2^{48} .	
		Restriction : This field must be set to 0.	
6..7	63:0	Reserved	
		Access:	RO
		Format:	MBZ

Stateless Surface Message Header

MH1_A32 - Stateless Surface Message Header						
DWord	Bit	Description				
0..4	159:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
5	31:0	Buffer Base Address <table border="1"> <tr> <td>Format:</td> <td>MHC_A32_BBA</td> </tr> </table> <p>Specifies the surface address offset page [31:10] for A32 stateless messages.</p>	Format:	MHC_A32_BBA		
Format:	MHC_A32_BBA					
6..7	63:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Stateless Surface Pixel Mask Message Header

MH1_A32_PSM - Stateless Surface Pixel Mask Message Header						
DWord	Bit	Description				
0..4	159:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
5	31:0	Buffer Base Address <table border="1"> <tr> <td>Format:</td> <td>MHC_A32_BBA</td> </tr> </table> <p>Specifies the surface address offset page [31:10] for A32 stateless messages.</p>	Format:	MHC_A32_BBA		
Format:	MHC_A32_BBA					
6	31:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
7	31:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

Status Data Payload

DP_STATUS_PAYLOAD - Status Data Payload						
DWord	Bit	Description				
0	511:32	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
31:0	status <table border="1"> <tr> <td>Format:</td><td>U1[32]</td></tr> </table> <p>Specifies the 1-bit data value for SIMT message channels 0..31. Bit is clear for the lane was disabled or if the memory access was a Tiled Resources NULL page. Bit is set for the lane if it was fetched by LOAD_STATUS and was not a NULL page.</p>	Format:	U1[32]			
Format:	U1[32]					

Stencil Message Data Payload Register

MDPR_STENCIL - Stencil Message Data Payload Register		
DWord	Bit	Description
0	31:24	Stencil3 Format: U8 Stencil for Slot 3.
	23:16	Stencil2 Format: U8 Stencil for Slot 2.
	15:8	Stencil1 Format: U8 Stencil for Slot 1.
	7:0	Stencil0 Format: U8 Stencil for Slot 0.
1	31:24	Stencil7 Format: U8 Stencil for Slot 7.
	23:16	Stencil6 Format: U8 Stencil for Slot 6.
	15:8	Stencil5 Format: U8 Stencil for Slot 5.
	7:0	Stencil4 Format: U8 Stencil for Slot 4.
2..7	191:0	Reserved Access: RO Format: MBZ

Subset Atomic Integer Trinary Operation Message Descriptor Control Field

MDC_AOP3S - Subset Atomic Integer Trinary Operation Message Descriptor Control Field											
DWord	Bit	Description									
0	3:0	<p>Atomic Integer Operation Type Specifies the atomic integer trinary operation to be performed</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0Eh</td> <td>AOP_CMPWR [Default]</td> <td>new_dst = (src0 == old_dst) ? src1 : old_dst</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>When Return Data Control is set, old_dst is returned.</p>	Value	Name	Description	0Eh	AOP_CMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst	Others	Reserved	Ignored
Value	Name	Description									
0Eh	AOP_CMPWR [Default]	new_dst = (src0 == old_dst) ? src1 : old_dst									
Others	Reserved	Ignored									



Subset Reversed SIMD Mode 2 Message Descriptor Control Field

MDC_SM2RS - Subset Reversed SIMD Mode 2 Message Descriptor Control Field											
Size (in bits):		1									
Default Value:		0x00000001									
DWord	Bit	Description									
0	0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Reserved</td><td>Not used</td></tr><tr><td>01h</td><td>SIMD8 [Default]</td><td>SIMD8</td></tr></tbody></table>	Value	Name	Description	0h	Reserved	Not used	01h	SIMD8 [Default]	SIMD8
Value	Name	Description									
0h	Reserved	Not used									
01h	SIMD8 [Default]	SIMD8									

Subset SIMD Mode 2 Message Descriptor Control Field

MDC_SM2S - Subset SIMD Mode 2 Message Descriptor Control Field											
DWord	Bit	Description									
0	0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed) <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>SIMD8</td> <td>SIMD8</td> </tr> <tr> <td>01h</td> <td>Reserved</td> <td>Reserved.</td> </tr> </tbody> </table>	Value	Name	Description	00h	SIMD8	SIMD8	01h	Reserved	Reserved.
Value	Name	Description									
00h	SIMD8	SIMD8									
01h	Reserved	Reserved.									



Subset SIMD Mode 3 Message Descriptor Control Field

MDC_SM3S - Subset SIMD Mode 3 Message Descriptor Control Field

Size (in bits):	2																
Default Value:	0x00000000																
DWord	Bit	Description															
0	1:0	SIMD Mode Specifies the SIMD mode of the message (number of slots processed) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>Reserved</td><td>Ignored</td></tr><tr><td>01h</td><td>Reserved</td><td>Ignored</td></tr><tr><td>02h</td><td>SIMD8</td><td>SIMD8</td></tr><tr><td>03h</td><td>Reserved</td><td>Ignored</td></tr></tbody></table>	Value	Name	Description	00h	Reserved	Ignored	01h	Reserved	Ignored	02h	SIMD8	SIMD8	03h	Reserved	Ignored
Value	Name	Description															
00h	Reserved	Ignored															
01h	Reserved	Ignored															
02h	SIMD8	SIMD8															
03h	Reserved	Ignored															

Subspan Render Target Message Header Control

MHC_RT_SUBSPAN - Subspan Render Target Message Header Control

Size (in bits): 32
 Default Value: 0x00000000

DWord	Bit	Description		
0	31:16	Y <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> Y coordinate for upper-left pixel of this subspan	Format:	U16
Format:	U16			
15:0	X <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> X coordinate for upper-left pixel of this subspan	Format:	U16	
Format:	U16			



Surface Binding Table Index Message Descriptor Control Field

MDC_BTS - Surface Binding Table Index Message Descriptor Control Field																				
DWord	Bit	Description																		
0	7:0	Binding Table Index Specifies the Binding Table index for the message, which must be a Surface State Model. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00h-0EFh</td><td>BTS</td><td>Index of Binding Table State Surfaces</td></tr><tr><td>0F0h-0FAh</td><td>Reserved</td><td>Reserved for future use</td></tr><tr><td>0FCh</td><td>SSO_BINDLESS</td><td>Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.</td></tr><tr><td>0FBh</td><td>SSO_SS</td><td>Specifies a Surface State Offset into the Surface State heap, supplied by the extended message descriptor.</td></tr><tr><td>Others</td><td>Reserved</td><td>Ignored</td></tr></tbody></table> <p>Programming Notes For Render Target Views, the Binding Table index need to be confined to the 00h to 0Fh range iBindless offsets are not supported by Render Target.</p>	Value	Name	Description	00h-0EFh	BTS	Index of Binding Table State Surfaces	0F0h-0FAh	Reserved	Reserved for future use	0FCh	SSO_BINDLESS	Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.	0FBh	SSO_SS	Specifies a Surface State Offset into the Surface State heap, supplied by the extended message descriptor.	Others	Reserved	Ignored
Value	Name	Description																		
00h-0EFh	BTS	Index of Binding Table State Surfaces																		
0F0h-0FAh	Reserved	Reserved for future use																		
0FCh	SSO_BINDLESS	Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.																		
0FBh	SSO_SS	Specifies a Surface State Offset into the Surface State heap, supplied by the extended message descriptor.																		
Others	Reserved	Ignored																		

Surface Extended Descriptor

EXDESC_SURFACE - Surface Extended Descriptor						
DWord	Bit	Description				
0	31:6	Surface State Index <table border="1"> <tr> <td>Format:</td> <td>U26</td> </tr> <tr> <td colspan="2">Specifies the index into the surface state table to select the surface used for the message.</td></tr> </table>	Format:	U26	Specifies the index into the surface state table to select the surface used for the message.	
Format:	U26					
Specifies the index into the surface state table to select the surface used for the message.						
5:0	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> <tr> <td colspan="2">Ignored. Bits not available when EU SEND instruction encodes ExDesc from an address register.</td></tr> </table>	Format:	MBZ	Ignored. Bits not available when EU SEND instruction encodes ExDesc from an address register.		
Format:	MBZ					
Ignored. Bits not available when EU SEND instruction encodes ExDesc from an address register.						

Surface or Stateless Binding Table Index Message Descriptor Control Field

MDC_BTS_A32 - Surface or Stateless Binding Table Index Message Descriptor Control Field																										
DWord	Bit	Description																								
0	7:0	<p>Binding Table Index Specifies the surface for the message, either Surface State Model or Stateless.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h-0EFh</td> <td>BTS</td> <td>Index of Binding Table State Surfaces</td> </tr> <tr> <td>0F0h-0FAh</td> <td>Reserved</td> <td>Reserved for future use</td> </tr> <tr> <td>0FCh</td> <td>SSO_BINDLESS</td> <td>Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.</td> </tr> <tr> <td>0FBh</td> <td>SS0_SS</td> <td>Specifies a Surface State Offset into the Surface State heap, supplied by the extended message descriptor.</td> </tr> <tr> <td>0FFh</td> <td>A32_A64</td> <td>Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)</td> </tr> <tr> <td>0FDh</td> <td>A32_A64_NC</td> <td>Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table> <p>Restriction When using A32_A64_NC, SW must ensure that 2 threads do not both access the same cache line (64B)</p>	Value	Name	Description	00h-0EFh	BTS	Index of Binding Table State Surfaces	0F0h-0FAh	Reserved	Reserved for future use	0FCh	SSO_BINDLESS	Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.	0FBh	SS0_SS	Specifies a Surface State Offset into the Surface State heap, supplied by the extended message descriptor.	0FFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)	0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).	Others	Reserved	Ignored
Value	Name	Description																								
00h-0EFh	BTS	Index of Binding Table State Surfaces																								
0F0h-0FAh	Reserved	Reserved for future use																								
0FCh	SSO_BINDLESS	Specifies a Surface State Offset into the Bindless Surface State heap, supplied by the extended message descriptor.																								
0FBh	SS0_SS	Specifies a Surface State Offset into the Surface State heap, supplied by the extended message descriptor.																								
0FFh	A32_A64	Specifies a A32 or A64 Stateless access that is locally coherent (coherent within a thread group)																								
0FDh	A32_A64_NC	Specifies a A32 or A64 Stateless access that is non-coherent (coherent within a thread).																								
Others	Reserved	Ignored																								

Surface Pixel Mask Message Header

MH1_BTS_PSM - Surface Pixel Mask Message Header						
DWord	Bit	Description				
0..6	223:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
7	31:0	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

SW Generated BINDING_TABLE_STATE

SW Generated BINDING_TABLE_STATE					
DWord	Bit	Description			
0	31:6	<p>Surface State Pointer</p> <table border="1"> <tr> <td>Format:</td> <td>SurfaceStateOffset[31:6]</td> </tr> </table> <p>This 64-byte aligned address points to a surface state block. This pointer is relative to the Surface State Base Address</p>	Format:	SurfaceStateOffset[31:6]	
Format:	SurfaceStateOffset[31:6]				
5:0	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				

SWSB

SWSB																						
DWord	Bit	Description																				
0	7	Mode This field specifies the way SWSB information is specified. SingleInfo: (Type, Value) or DualInfo: (Value, Value).																				
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Exists If</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>SingleInfo [Default]</td> <td>SingleInfo. Specifies the SWSB information as (Type, Value) pair. Where Value can be RegDist or SBID information.</td> <td></td> </tr> <tr> <td>1b</td> <td>RegDistSbidDst</td> <td>RegDistSbidDst. Specifies the SWSB information as (RegDist, SBID.dst) pair.</td> <td>(Structure[Header][Opcode]!='dpas') AND (Structure[Header][Opcode]!='dpasw') AND (Structure[Header][Opcode]!='send') AND (Structure[Header][Opcode]!='math')</td> </tr> <tr> <td>1b</td> <td>RegDistSbidSet</td> <td>RegDistSbidSet. Specifies the SWSB information as (RegDist, SBID.set) pair</td> <td>(Structure[Header][Opcode]=='dpas') OR (Structure[Header][Opcode]=='dpasw') OR (Structure[Header][Opcode]=='math')</td> </tr> <tr> <td>1b</td> <td>RegDistAllSbidSet</td> <td>RegDistAllSbidSet. Specifies the SWSB information as (RegDistAll, SBID.set) pair</td> <td>(Structure[Header][Opcode]=='send')</td> </tr> </tbody> </table>	Value	Name	Description	Exists If	0b	SingleInfo [Default]	SingleInfo. Specifies the SWSB information as (Type, Value) pair. Where Value can be RegDist or SBID information.		1b	RegDistSbidDst	RegDistSbidDst. Specifies the SWSB information as (RegDist, SBID.dst) pair.	(Structure[Header][Opcode]!='dpas') AND (Structure[Header][Opcode]!='dpasw') AND (Structure[Header][Opcode]!='send') AND (Structure[Header][Opcode]!='math')	1b	RegDistSbidSet	RegDistSbidSet. Specifies the SWSB information as (RegDist, SBID.set) pair	(Structure[Header][Opcode]=='dpas') OR (Structure[Header][Opcode]=='dpasw') OR (Structure[Header][Opcode]=='math')	1b	RegDistAllSbidSet	RegDistAllSbidSet. Specifies the SWSB information as (RegDistAll, SBID.set) pair	(Structure[Header][Opcode]=='send')
Value	Name	Description	Exists If																			
0b	SingleInfo [Default]	SingleInfo. Specifies the SWSB information as (Type, Value) pair. Where Value can be RegDist or SBID information.																				
1b	RegDistSbidDst	RegDistSbidDst. Specifies the SWSB information as (RegDist, SBID.dst) pair.	(Structure[Header][Opcode]!='dpas') AND (Structure[Header][Opcode]!='dpasw') AND (Structure[Header][Opcode]!='send') AND (Structure[Header][Opcode]!='math')																			
1b	RegDistSbidSet	RegDistSbidSet. Specifies the SWSB information as (RegDist, SBID.set) pair	(Structure[Header][Opcode]=='dpas') OR (Structure[Header][Opcode]=='dpasw') OR (Structure[Header][Opcode]=='math')																			
1b	RegDistAllSbidSet	RegDistAllSbidSet. Specifies the SWSB information as (RegDistAll, SBID.set) pair	(Structure[Header][Opcode]=='send')																			
Type Exists If: ([Mode]=='SingleInfo') This field specifies the type of SWSB information.																						
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Exists If</th> </tr> </thead> <tbody> <tr> <td>000b</td> <td>RegDistanceGeneric [Default]</td> <td></td> </tr> <tr> <td>001b</td> <td>RegDistanceShort</td> <td></td> </tr> <tr> <td>010b</td> <td>SBID.dst</td> <td></td> </tr> <tr> <td>011b</td> <td>SBID.src</td> <td></td> </tr> <tr> <td>100b</td> <td>Reserved</td> <td>(Structure[Header][Opcode]!='dpas') AND (Structure[Header][Opcode]!='dpasw') AND (Structure[Header][Opcode]!='send')</td> </tr> <tr> <td>100b</td> <td>SBID.set</td> <td>(Structure[Header][Opcode]=='dpas') OR</td> </tr> </tbody> </table>	Value	Name	Exists If	000b	RegDistanceGeneric [Default]		001b	RegDistanceShort		010b	SBID.dst		011b	SBID.src		100b	Reserved	(Structure[Header][Opcode]!='dpas') AND (Structure[Header][Opcode]!='dpasw') AND (Structure[Header][Opcode]!='send')	100b	SBID.set	(Structure[Header][Opcode]=='dpas') OR	
Value	Name	Exists If																				
000b	RegDistanceGeneric [Default]																					
001b	RegDistanceShort																					
010b	SBID.dst																					
011b	SBID.src																					
100b	Reserved	(Structure[Header][Opcode]!='dpas') AND (Structure[Header][Opcode]!='dpasw') AND (Structure[Header][Opcode]!='send')																				
100b	SBID.set	(Structure[Header][Opcode]=='dpas') OR																				

SWSB

			(Structure[Header][Opcode]=='dpasw') OR (Structure[Header][Opcode]=='send')
	101b	RegDistanceLong	
	[110b-111b]	Reserved	
6:4	RegDistValue		
	Exists If:	([Mode]!='SingleInfo')	
		Value	Name
		0	Reserved
		[1-7]	RegDistInfo
3	RegDistType		
	Exists If:	([Mode]=='SingleInfo') AND ([Type]=='RegDistanceGeneric')	
		Value	Name
		0b	RegDist
		1b	RegDistAll
3	RegDistType		
	Exists If:	([Mode]=='SingleInfo') AND ([Type]=='RegDistanceShort')	
		Value	Name
		0b	RegDistFloat
		1b	RegDistInt
3	RegDistType		
	Exists If:	([Mode]=='SingleInfo') AND ([Type]=='RegDistanceLong')	
		Value	Description
		0b	RegDistLong
		1b	Reserved
3:0	SBIDValue		
	Exists If:	([Mode]=='SingleInfo') AND (([Type]=='SBID.dst') OR ([Type]=='SBID.src') OR ([Type]=='SBID.set'))	
		Value	Name
		[0-15]	SBIDInfo
3:0	SBIDValue		
	Exists If:	([Mode]!='SingleInfo')	

SWSB

		Value	Name	
		[0-15]	SBIDInfo	
2:0	RegDistValue			
	Exists	([Mode]=='SingleInfo') AND (([Type]=='RegDistanceGeneric') OR ([Type]=='RegDistanceShort') OR ([Type]=='RegDistanceLong'))		
	If:			
	Value	Name		
	0	No Dependency		
	[1-7]	RegDistInfo		



SZ OM SOA SIMD8 Render Target Data Payload

MDP_RTW_ZMA8 - SZ OM SOA SIMD8 Render Target Data Payload

Size (in bits):	1792
Default Value:	0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000
DWord	
Bit	
Description	
0.0-0.7	
255:0	
Source 0 Alpha	
Format: MDP_DW_SIMD8	
Slots [7:0] Source 0 Alpha	
1.0-1.7	
255:0	
oMask	
Format: MDPR_OMASK	
Slots [7:0] oMask. Upper half ignored.	
2.0-2.7	
255:0	
Red	
Format: MDP_DW_SIMD8	
Slots [7:0] Red	
3.0-3.7	
255:0	
Green	
Format: MDP_DW_SIMD8	
Slots [7:0] Green	
4.0-4.7	
255:0	
Blue	
Format: MDP_DW_SIMD8	
Slots [7:0] Blue	
5.0-5.7	
255:0	
Alpha	
Format: MDP_DW_SIMD8	
Slots [7:0] Alpha	
6.0-6.7	
255:0	
Source Depth	
Format: MDP_DW_SIMD8	
Slots [7:0] Source Depth	



SZ OM SOA SIMD16 Render Target Data Payload

MDP_RTW_ZMA16 - SZ OM S0A SIMD16 Render Target Data Payload

DWord	Bit	Description				
0.0-1.7	511:0	Source 0 Alpha <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD16</td></tr> <tr> <td colspan="2">Slots [15:0] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW SIMD16	Slots [15:0] Source 0 Alpha	
Format:	MDP_DW SIMD16					
Slots [15:0] Source 0 Alpha						
2.0-2.7	255:0	oMask <table border="1"> <tr> <td>Format:</td><td>MDPR_OMASK</td></tr> <tr> <td colspan="2">Slots [15:0] oMask</td></tr> </table>	Format:	MDPR_OMASK	Slots [15:0] oMask	
Format:	MDPR_OMASK					
Slots [15:0] oMask						
3.0-4.7	511:0	Red <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD16</td></tr> <tr> <td colspan="2">Slots [15:0] Red</td></tr> </table>	Format:	MDP_DW SIMD16	Slots [15:0] Red	
Format:	MDP_DW SIMD16					
Slots [15:0] Red						
5.0-6.7	511:0	Green <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD16</td></tr> <tr> <td colspan="2">Slots [15:0] Green</td></tr> </table>	Format:	MDP_DW SIMD16	Slots [15:0] Green	
Format:	MDP_DW SIMD16					
Slots [15:0] Green						
7.0-8.7	511:0	Blue <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD16</td></tr> <tr> <td colspan="2">Slots [15:0] Blue</td></tr> </table>	Format:	MDP_DW SIMD16	Slots [15:0] Blue	
Format:	MDP_DW SIMD16					
Slots [15:0] Blue						
9.0-10.7	511:0	Alpha <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD16</td></tr> <tr> <td colspan="2">Slots [15:0] Alpha</td></tr> </table>	Format:	MDP_DW SIMD16	Slots [15:0] Alpha	
Format:	MDP_DW SIMD16					
Slots [15:0] Alpha						



MDP_RTW_ZMA16 - SZ OM S0A SIMD16 Render Target Data Payload

11.0-12.7	511:0	Source Depth Format: MDP_DW SIMD16 Slots [15:0] Source Depth
-----------	-------	--

SZ OM SIMD8 Dual Source Render Target Data Payload

MDP_RTW_ZM8DS - SZ OM SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Blue
		Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src1 Blue
8.0-8.7	255:0	Src1 Alpha
		Format: MDP_DW_SIMD8 Slots[7:0] or [15:8] of Src1 Alpha
9.0-9.7	255:0	Source Depth
		Format: MDP_DW_SIMD8 Slots [7:0] or [15:8] of Source Depth

SZ OM SIMD8 Render Target Data Payload

MDP_RTW_ZM8 - SZ OM SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	oMask Format: MDPR_OMASK Slots [7:0] oMask. Upper half ignored.
1.0-1.7	255:0	Red Format: MDP_DW_SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDP_DW_SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDP_DW_SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDP_DW_SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Source Depth Format: MDP_DW_SIMD8 Slots [7:0] Source Depth

SZ OM SIMD16 Render Target Data Payload

MDP_RTW_ZM16 - SZ OM SIMD16 Render Target Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	oMask <table border="1"> <tr> <td>Format:</td> <td>MDPR_OMASK</td> </tr> </table> Slots [15:0] oMask	Format:	MDPR_OMASK
Format:	MDPR_OMASK			
1.0-1.7	255:0	Red[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Red	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
2.0-2.7	255:0	Red[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Red	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
3.0-3.7	255:0	Green[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Green	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
4.0-4.7	255:0	Green[15:7] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Green	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
5.0-5.7	255:0	Blue[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [7:0] Blue	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			
6.0-6.7	255:0	Blue[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW_SIMD8</td> </tr> </table> Slots [15:8] Blue	Format:	MDP_DW_SIMD8
Format:	MDP_DW_SIMD8			

MDP_RTW_ZM16 - SZ OM SIMD16 Render Target Data Payload

7.0-7.7	255:0	Alpha[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Alpha
8.0-8.7	255:0	Alpha[15:8] Format: MDP_DW_SIMD8 Slots [15:8] Alpha
9.0-9.7	255:0	Source Depth[7:0] Format: MDP_DW_SIMD8 Slots [7:0] Source Depth
10.0-10.7	255:0	Source Depth[15:8] Format: MDP_DW_SIMD8 Slots [15:8] Source Depth

SZ S0A SIMD8 Render Target Data Payload

MDP_RTW_ZA8 - SZ S0A SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Source 0 Alpha Format: MDP_DW SIMD8 Slots [7:0] Source 0 Alpha
1.0-1.7	255:0	Red Format: MDP_DW SIMD8 Slots [7:0] Red
2.0-2.7	255:0	Green Format: MDP_DW SIMD8 Slots [7:0] Green
3.0-3.7	255:0	Blue Format: MDP_DW SIMD8 Slots [7:0] Blue
4.0-4.7	255:0	Alpha Format: MDP_DW SIMD8 Slots [7:0] Alpha
5.0-5.7	255:0	Source Depth Format: MDP_DW SIMD8 Slots [7:0] Source Depth

SZ S0A SIMD16 Render Target Data Payload

MDP_RTW_ZA16 - SZ S0A SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Source 0 Alpha[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Source 0 Alpha	
Format:	MDP_DW SIMD8					
Slots [7:0] Source 0 Alpha						
1.0-1.7	255:0	Source 0 Alpha[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Source 0 Alpha</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Source 0 Alpha	
Format:	MDP_DW SIMD8					
Slots [15:8] Source 0 Alpha						
2.0-2.7	255:0	Red[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Red</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Red	
Format:	MDP_DW SIMD8					
Slots [7:0] Red						
3.0-3.7	255:0	Red[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Red</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Red	
Format:	MDP_DW SIMD8					
Slots [15:8] Red						
4.0-4.7	255:0	Green[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Green</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Green	
Format:	MDP_DW SIMD8					
Slots [7:0] Green						
5.0-5.7	255:0	Green[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [15:8] Green</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Green	
Format:	MDP_DW SIMD8					
Slots [15:8] Green						
6.0-6.7	255:0	Blue[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td colspan="2">Slots [7:0] Blue</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Blue	
Format:	MDP_DW SIMD8					
Slots [7:0] Blue						

MDP_RTW_ZA16 - SZ SOA SIMD16 Render Target Data Payload

7.0-7.7	255:0	Blue[15:7]
		Format: MDP_DW_SIMD8
		Slots [15:8] Blue
8.0-8.7	255:0	Alpha[7:0]
		Format: MDP_DW_SIMD8
		Slots [7:0] Alpha
9.0-9.7	255:0	Alpha[15:8]
		Format: MDP_DW_SIMD8
		Slots [15:8] Alpha
10.0-10.7	255:0	Source Depth[7:0]
		Format: MDP_DW_SIMD8
		Slots [7:0] Source Depth
11.0-11.7	255:0	Source Depth[15:8]
		Format: MDP_DW_SIMD8
		Slots [15:8] Source Depth

SZ SIMD8 Dual Source Render Target Data Payload



MDP_RTW_Z8DS - SZ SIMD8 Dual Source Render Target Data Payload

7.0-7.7	255:0	Src1 Alpha Format: MDP_DW SIMD8 Slots[7:0] or [15:8] of Src1 Alpha
8.0-8.7	255:0	Source Depth Format: MDP_DW SIMD8 Slots [7:0] or [15:8] of Source Depth

SZ SIMD8 Render Target Data Payload

MDP_RTW_Z8 - SZ SIMD8 Render Target Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Red Format: MDP_DW SIMD8 Slots [7:0] Red
1.0-1.7	255:0	Green Format: MDP_DW SIMD8 Slots [7:0] Green
2.0-2.7	255:0	Blue Format: MDP_DW SIMD8 Slots [7:0] Blue
3.0-3.7	255:0	Alpha Format: MDP_DW SIMD8 Slots [7:0] Alpha
4.0-4.7	255:0	Source Depth Format: MDP_DW SIMD8 Slots [7:0] Source Depth

SZ SIMD16 Render Target Data Payload

MDP_RTW_Z16 - SZ SIMD16 Render Target Data Payload						
DWord	Bit	Description				
0.0-0.7	255:0	Red[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Red</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Red
Format:	MDP_DW SIMD8					
Slots [7:0]	Red					
1.0-1.7	255:0	Red[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8]</td> <td>Red</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8]	Red
Format:	MDP_DW SIMD8					
Slots [15:8]	Red					
2.0-2.7	255:0	Green[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Green</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Green
Format:	MDP_DW SIMD8					
Slots [7:0]	Green					
3.0-3.7	255:0	Green[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8]</td> <td>Green</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8]	Green
Format:	MDP_DW SIMD8					
Slots [15:8]	Green					
4.0-4.7	255:0	Blue[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Blue</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Blue
Format:	MDP_DW SIMD8					
Slots [7:0]	Blue					
5.0-5.7	255:0	Blue[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [15:8]</td> <td>Blue</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8]	Blue
Format:	MDP_DW SIMD8					
Slots [15:8]	Blue					
6.0-6.7	255:0	Alpha[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDP_DW SIMD8</td> </tr> <tr> <td>Slots [7:0]</td> <td>Alpha</td> </tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0]	Alpha
Format:	MDP_DW SIMD8					
Slots [7:0]	Alpha					

MDP_RTW_Z16 - SZ SIMD16 Render Target Data Payload						
7.0-7.7	255:0	Alpha[15:8] <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD8</td></tr> <tr> <td colspan="2">Slots [15:8] Alpha</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Alpha	
Format:	MDP_DW SIMD8					
Slots [15:8] Alpha						
8.0-8.7	255:0	Source Depth[7:0] <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD8</td></tr> <tr> <td colspan="2">Slots [7:0] Source Depth</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [7:0] Source Depth	
Format:	MDP_DW SIMD8					
Slots [7:0] Source Depth						
9.0-9.7	255:0	Source Depth[15:8] <table border="1"> <tr> <td>Format:</td><td>MDP_DW SIMD8</td></tr> <tr> <td colspan="2">Slots [15:8] Source Depth</td></tr> </table>	Format:	MDP_DW SIMD8	Slots [15:8] Source Depth	
Format:	MDP_DW SIMD8					
Slots [15:8] Source Depth						

TILE_RECT

TILE_RECT						
DWord	Bit	Description				
0	31:16	Tile Rectangle Y Min Format: U16 Specifies Y Min coordinate of (inclusive) Tile Region used for tile rendering test. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,16383]	
Value	Name					
[0,16383]						
15:0	Tile Rectangle X Min Format: U16 Specifies X Min coordinate of (inclusive) Tile Region used for tile rendering test. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,16383]		
Value	Name					
[0,16383]						
1	31:16	Tile Rectangle Y Max Format: U16 Specifies Y Max coordinate of (inclusive) Tile Region used for tile rendering test. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,16383]	
Value	Name					
[0,16383]						
15:0	Tile Rectangle X Max Format: U16 Specifies X Max coordinate of (inclusive) Tile Region used for tile rendering test. <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>[0,16383]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,16383]		
Value	Name					
[0,16383]						

Timeout Data Payload

MDP_TIMEOUT - Timeout Data Payload						
DWord	Bit	Description				
0	31:10	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
9:0	Timeout Value <table border="1"> <tr> <td>Format:</td> <td>U10</td> </tr> </table> <p>Description</p> <p>The amount of time GW should wait before signaling the Event as a timeout. This value is in terms of 1024 clocks. Thus, with a 1Ghz clock it would be approximately in terms of uS. 0 and 1 are illegal values since the actual timeout time can be short by up to 1 increment of the timeout value.</p>	Format:	U10			
Format:	U10					
1..7	223:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

U24_X8

<u>U24_X8 - U24_X8</u>		
Size (in bits):	32	
Default Value:	0x00000000	
32bit packed 24Unorm and 8bit of unused format (named X8)		
DWord	Bit	Description
0	31:8	MSB_U24
	7:0	LSB_X8
		Format: U24
		Format: U8

Untyped Write Channel Mask Message Descriptor Control Field

MDC_UW_CMASK - Untyped Write Channel Mask Message Descriptor Control Field																				
DWord	Bit	Description																		
0	3:0	<p>Mask For untyped surface write messages, indicates which channels are included in the message payload and written to the surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00h</td> <td>RGBA [Default]</td> <td>Red, Green, Blue, and Alpha are included</td> </tr> <tr> <td>08h</td> <td>RGB</td> <td>Red, Green, and Blue are included</td> </tr> <tr> <td>0Ch</td> <td>RG</td> <td>Red and Green are included</td> </tr> <tr> <td>0Eh</td> <td>R</td> <td>Red is included</td> </tr> <tr> <td>Others</td> <td>Reserved</td> <td>Ignored</td> </tr> </tbody> </table>	Value	Name	Description	00h	RGBA [Default]	Red, Green, Blue, and Alpha are included	08h	RGB	Red, Green, and Blue are included	0Ch	RG	Red and Green are included	0Eh	R	Red is included	Others	Reserved	Ignored
Value	Name	Description																		
00h	RGBA [Default]	Red, Green, Blue, and Alpha are included																		
08h	RGB	Red, Green, and Blue are included																		
0Ch	RG	Red and Green are included																		
0Eh	R	Red is included																		
Others	Reserved	Ignored																		



Upper Oword Block Data Payload

MDP_OW1U - Upper Oword Block Data Payload		
DWord	Bit	Description
0.0-0.3	127:0	Reserved
		Access: RO
		Format: MBZ
0.4-0.7	127:0	Oword
		Format: U128
		Specifies the upper Oword data element

URB Channel Mask Payload Control

MACD_URB_CMASK - URB Channel Mask Payload Control						
DWord	Bit	Description				
0	31:24	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
23:16	Channel Mask <table border="1"> <tr> <td>Format:</td> <td>Enable[8]</td> </tr> </table> <p>For each channel present in the message data payload, the corresponding channel mask bit is ANDed with the slot's execution mask to determine the final channel enable. When final channel enable is 1 it indicates that Dword data will be written to the surface.</p>	Format:	Enable[8]			
Format:	Enable[8]					
15:0	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					

URB Handle Message Header

MH_URB_HANDLE - URB Handle Message Header			
DWord	Bit	Description	
0.0 This is the URB handle where slot 0 results are written or read.	31:0	Handle 0 Format: MHC_URB_HANDLE	
0.1 This is the URB handle where slot 1 results are written or read.	31:0	Handle 1 Format: MHC_URB_HANDLE	
0.2 This is the URB handle where slot 2 results are written or read.	31:0	Handle 2 Format: MHC_URB_HANDLE	
0.3 This is the URB handle where slot 3 results are written or read.	31:0	Handle 3 Format: MHC_URB_HANDLE	
0.4 This is the URB handle where slot 4 results are written or read.	31:0	Handle 4 Format: MHC_URB_HANDLE	
0.5 This is the URB handle where slot 5 results are written or read.	31:0	Handle 5 Format: MHC_URB_HANDLE	
0.6 This is the URB handle where slot 6 results are written or read.	31:0	Handle 6 Format: MHC_URB_HANDLE	
0.7 This is the URB handle where slot 7 results are written or read.	31:0	Handle 7 Format: MHC_URB_HANDLE	

URB Handle Message Header Control

MHC_URB_HANDLE - URB Handle Message Header Control						
DWord	Bit	Description				
0	31:25	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	24	<p>Slice ID Present</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>When set, then the URB Handle access is made to the URB in Slice ID. When clear, the URB Handle access is made to this local slice's URB.</p> <p style="text-align: center;">Programming Notes</p> <p>For URB Write messages, the "Slice ID Present" field must be set to Disabled.</p>	Format:	Enable		
Format:	Enable					
	23:16	<p>Slice ID</p> <table border="1"> <tr> <td>Format:</td> <td>U8</td> </tr> </table> <p>When Slice ID Present is set, then the URB Handle access is made to the URB in this slice ID. When Slice ID Present is clear, the URB Handle access is made to the local slice's URB.</p>	Format:	U8		
Format:	U8					
	15:0	<p>Handle</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>This is the URB handle where the channels results are written or read. URB handles are 64 byte aligned addresses.</p>	Format:	U16		
Format:	U16					

VC1

VC1		
DWord	Bit	Description
0	15:8	Reserved
		Access: RO
	7	Format: MBZ
		Syncmarker Error This flag indicates missing sync marker SEs coded in the bit-stream.
	6	Mbmode SE Error This flag indicates inconsistent Macroblock SEs coded in the bit-stream.
	5	Transformtype SE Error This flag indicates inconsistent transform type SEs coded in the bit-stream.
	4	Coefficient Error This flag indicates inconsistent Coefficient SEs coded in the bit-stream.
	3	Motion Vector SE Error This flag indicates inconsistent Motion Vector SEs coded in the bit-stream.
	2	Coded Block Pattern CY SE Error This flag indicates inconsistent CBPCY SEs coded in the bit-stream.
1	Mquant Error This flag indicates inconsistent MQUANT SEs coded in the bit-stream.	
	0	MB Concealment Flag . Each pulse from this flag indicates one MB is concealed by hardware.

VCS Hardware-Detected Error Bit Definitions

VCS Hardware-Detected Error Bit Definitions							
DWord	Bit	Description					
0	15:12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO						
Format:	MBZ						
11	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
10:3	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.						
1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none"> Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Instruction Error detected</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This error indications cannot be cleared except by reset (i.e., it is a fatal error).</p>	Value	Name	Description	1		Instruction Error detected
Value	Name	Description					
1		Instruction Error detected					

VD_CONTROL_STATE_BODY

VD_CONTROL_STATE_BODY					
DWord	Bit	Description			
0	31:30	Reserved			
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
29:28	Reserved				
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
27:1	Reserved				
	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO				
Format:	MBZ				
0	Pipeline Initialization				
	<table border="1"> <tr> <th>Description</th></tr> <tr> <td>This bit, when set, clears internal states for HCP Pipe if Media Instruction Opcode is set for HCP Pipe.</td></tr> <tr> <td>This bit, when set, clears internal states for AVP Pipe if Media Instruction Opcode is set for AVP Pipe.</td></tr> </table>	Description	This bit, when set, clears internal states for HCP Pipe if Media Instruction Opcode is set for HCP Pipe.	This bit, when set, clears internal states for AVP Pipe if Media Instruction Opcode is set for AVP Pipe.	
Description					
This bit, when set, clears internal states for HCP Pipe if Media Instruction Opcode is set for HCP Pipe.					
This bit, when set, clears internal states for AVP Pipe if Media Instruction Opcode is set for AVP Pipe.					
1	31:3	Reserved			
	2	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:
Access:	RO				
Format:	MBZ				
Memory Implicit Flush This is used to initiate an implicit flush to memory to make sure all the memory request goes to memory. This should be programmed at the end of each frame after frame completion and before MI_FLUSH.					
1	Scalable Mode Pipe Unlock This is used for decoder/encoder pipe to unlock all the pipes for scalable mode. It should be programmed at the end of frame.				
0	Scalable Mode Pipe Lock This is used for decoder/encoder pipe to lock all the pipes for scalable mode. It should be programmed at the start of frame.				

VEBOX_ACE_LACE_STATE

VEBOX_ACE_LACE_STATE																	
DWord	Bit	Description															
0	31:16	<p>Min_ACE_luma</p> <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table>	Format:	U16													
Format:	U16																
	15:14	<p>LACE Single Histogram Set This bit tells LACE which frames will be included in the histogram when the Deinterlacer is enabled.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Current</td><td>The histogram includes only the current frame.</td></tr> <tr> <td>01b</td><td>Previous</td><td>The histogram includes only the previous frame.</td></tr> <tr> <td>10b</td><td>Current + Previous</td><td>The histogram includes pixels from both the current and previous frame.</td></tr> <tr> <td>11b</td><td>Previous + Current</td><td>The histogram includes the previous frame followed by the current frame.</td></tr> </tbody> </table> <p>Programming Notes When the Deinterlacer is disabled, this field must be 00b. If DI Output Frames is set to only output a single field then the histogram cannot be collected on the disabled field. This Field must be set to 00b when DN/DI First Frame is set to 1</p>	Value	Name	Description	00b	Current	The histogram includes only the current frame.	01b	Previous	The histogram includes only the previous frame.	10b	Current + Previous	The histogram includes pixels from both the current and previous frame.	11b	Previous + Current	The histogram includes the previous frame followed by the current frame.
Value	Name	Description															
00b	Current	The histogram includes only the current frame.															
01b	Previous	The histogram includes only the previous frame.															
10b	Current + Previous	The histogram includes pixels from both the current and previous frame.															
11b	Previous + Current	The histogram includes the previous frame followed by the current frame.															
	13	<p>LACE Histogram Size</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>128-bin histogram</td></tr> <tr> <td>1</td><td>256-bin histogram</td></tr> </tbody> </table>	Value	Name	0	128-bin histogram	1	256-bin histogram									
Value	Name																
0	128-bin histogram																
1	256-bin histogram																
	12	<p>LACE Histogram Enable</p> <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> </table> <p>This bit enables the collection of LACE histogram data. If this bit is 0 then only the ACE histogram will be collected.</p>	Default Value:	0													
Default Value:	0																

VEBOX_ACE_LACE_STATE

	11:7	Reserved						
		Access: RO						
		Format: MBZ						
	6:2	Skin Threshold						
		Format: U5						
		Used for Y analysis (min/max) for pixels which are higher than skin threshold.						
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; color: blue;">Value</th> <th style="background-color: #d9e1f2; color: blue;">Name</th> </tr> </thead> <tbody> <tr> <td>[1,31]</td> <td></td></tr> <tr> <td>26</td> <td>[Default]</td></tr> </tbody> </table>	Value	Name	[1,31]		26	[Default]
Value	Name							
[1,31]								
26	[Default]							
	1	Reserved						
		Access: RO						
		Format: MBZ						
	0	ACE Enable						
		Format: Enable						
1	31:24	Y3						
		Default Value: 76						
		Format: U8						
		The value of the y_pixel for point 3 in PWL.						
	23:16	Y2						
		Default Value: 56						
		Format: U8						
		The value of the y_pixel for point 2 in PWL.						
	15:8	Y1						
		Default Value: 36						
		Format: U8						
		The value of the y_pixel for point 1 in PWL.						
	7:0	Ymin						
		Default Value: 16						
		Format: U8						
		The value of the y_pixel for point 0 in PWL.						
2	31:24	Y7						
		Default Value: 156						
		Format: U8						
		The value of the y_pixel for point 7 in PWL.						

VEBOX_ACE_LACE_STATE

	23:16	Y6	Default Value:	136	
		Format:	U8		
		The value of the y_pixel for point 6 in PWL.			
	15:8	Y5	Default Value:	116	
		Format:	U8		
		The value of the y_pixel for point 5 in PWL.			
	7:0	Y4	Default Value:	96	
		Format:	U8		
		The value of the y_pixel for point 4 in PWL.			
3	31:24	Ymax	Default Value:	235	
		Format:	U8		
		The value of the y_pixel for point 11 in PWL.			
	23:16	Y10	Default Value:	216	
		Format:	U8		
		The value of the y_pixel for point 10 in PWL.			
	15:8	Y9	Default Value:	196	
		Format:	U8		
		The value of the y_pixel for point 9 in PWL.			
	7:0	Y8	Default Value:	176	
		Format:	U8		
		The value of the y_pixel for point 8 in PWL.			
4	31:24	B4	Default Value:	96	
		Format:	U8		
		The value of the bias for point 4 in PWL.			
	23:16	B3	Default Value:	76	
		Format:	U8		
		The value of the bias for point 3 in PWL.			

VEBOX_ACE_LACE_STATE

	15:8	B2	Default Value:	56
		Format:		U8
The value of the bias for point 2 in PWL.				
	7:0	B1	Default Value:	36
		Format:		U8
The value of the bias for point 1 in PWL.				
5	31:24	B8	Default Value:	176
		Format:		U8
The value of the bias for point 8 in PWL.				
	23:16	B7	Default Value:	156
		Format:		U8
The value of the bias for point 7 in PWL.				
	15:8	B6	Default Value:	136
		Format:		U8
The value of the bias for point 6 in PWL.				
	7:0	B5	Default Value:	116
		Format:		U8
The value of the bias for point 5 in PWL.				
6	31:16	Reserved	Access:	RO
		Format:		MBZ
	15:8	B10	Default Value:	216
		Format:		U8
The value of the bias for point 10 in PWL.				
	7:0	B9	Default Value:	196
		Format:		U8
The value of the bias for point 9 in PWL.				
7	31:27	Reserved	Access:	RO
		Format:		MBZ

VEBOX_ACE_LACE_STATE

		S1				
	26:16	<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 1 in PWL				
		The default is 1024/1024				
	15:11	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	10:0	S0				
		<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 0 in PWL				
		The default is 1024/1024				
8	31:27	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	26:16	S3				
		<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 3 in PWL				
		The default is 1024/1024				
	15:11	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	10:0	S2				
		<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 2 in PWL				
		The default is 1024/1024				
9	31:27	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					

VEBOX_ACE_LACE_STATE

	26:16	S5
		Default Value: 1024
		Format: U1.10
The value of the slope for point 5 in PWL		
The default is 1024/1024		
	15:11	Reserved
		Access: RO
		Format: MBZ
	10:0	S4
		Default Value: 1024
		Format: U1.10
The value of the slope for point 4 in PWL		
The default is 1024/1024		
10	31:27	Reserved
		Access: RO
		Format: MBZ
	26:16	S7
		Default Value: 1024
		Format: U1.10
The value of the slope for point 7 in PWL		
The default is 1024/1024		
	15:11	Reserved
		Access: RO
		Format: MBZ
	10:0	S6
		Default Value: 1024
		Format: U1.10
The default is 1024/1024		
11	31:27	Reserved
		Access: RO
		Format: MBZ

VEBOX_ACE_LACE_STATE

		S9				
	26:16	<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 9 in PWL				
		The default is 1024/1024				
	15:11	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	10:0	S8				
		<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 8 in PWL				
		The default is 1024/1024				
12	31:16	Max_ACE_luma				
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table>	Format:	U16		
Format:	U16					
		The maximum luma for which ACE correction will be used.				
	15:11	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	10:0	S10				
		<table border="1"> <tr> <td>Default Value:</td><td>1024</td></tr> <tr> <td>Format:</td><td>U1.10</td></tr> </table>	Default Value:	1024	Format:	U1.10
Default Value:	1024					
Format:	U1.10					
		The value of the slope for point 10 in PWL.				
13	31	LACE Color Correction Enable				
		Enables LACE Color Correction				
	30:16	Reserved				
		<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	15:0	LACE Y Offset				
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table>	Format:	U16		
Format:	U16					
		Y offset for LACE Color Correction				
14	31:16	LACE V Offset				
		<table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table>	Format:	U16		
Format:	U16					
		V offset for LACE Color Correction				

VEBOX_ACE_LACE_STATE

	15:0	LACE U Offset
		Format: <input type="text"/> U16
U offset for LACE Color Correction		
15	31:21	LACE gamma curve slope 0
		Format: <input type="text"/> U1.10
		Slope value for segment 0
	20:8	LACE gamma curve bias 0
		Format: <input type="text"/> U5.8
		Bias value for segment 0
15	7:0	LACE gamma curve point 0
		Format: <input type="text"/> U5.3
		Point value for segment 0
		Programming Notes
This value must be 0		
16	31:21	LACE gamma curve slope 1
		Format: <input type="text"/> U1.10
		Slope value for segment 1
	20:8	LACE gamma curve bias 1
		Format: <input type="text"/> U5.8
		Bias value for segment 1
16	7:0	LACE gamma curve point 1
		Format: <input type="text"/> U5.3
		Point value for segment 1
17	31:21	LACE gamma curve slope 2
		Format: <input type="text"/> U1.10
		Slope value for segment 2
	20:8	LACE gamma curve bias 2
		Format: <input type="text"/> U5.8
		Bias value for segment 2
17	7:0	LACE gamma curve point 2
		Format: <input type="text"/> U5.3
		Point value for segment 2
18	31:21	LACE gamma curve slope 3
		Format: <input type="text"/> U1.10
		Slope value for segment 3
	20:8	LACE gamma curve bias 3
		Format: <input type="text"/> U5.8
		Bias value for segment 3

VEBOX_ACE_LACE_STATE

	7:0	LACE gamma curve point 3
		Format: U5.3
		Point value for segment 3
19	31:21	LACE gamma curve slope 4
		Format: U1.10
		Slope value for segment 4
20	20:8	LACE gamma curve bias 4
		Format: U5.8
		Bias value for segment 4
21	7:0	LACE gamma curve point 4
		Format: U5.3
		Point value for segment 4
22	31:21	LACE gamma curve slope 5
		Format: U1.10
		Slope value for segment 5
23	20:8	LACE gamma curve bias 5
		Format: U5.8
		Bias value for segment 5
24	7:0	LACE gamma curve point 5
		Format: U5.3
		Point value for segment 5
25	31:21	LACE gamma curve slope 6
		Format: U1.10
		Slope value for segment 6
26	20:8	LACE gamma curve bias 6
		Format: U5.8
		Bias value for segment 6
27	7:0	LACE gamma curve point 6
		Format: U5.3
		Point value for segment 6
28	31:21	LACE gamma curve slope 7
		Format: U1.10
		Slope value for segment 7
29	20:8	LACE gamma curve bias 7
		Format: U5.8
		Bias value for segment 7
30	7:0	LACE gamma curve point 7
		Format: U5.3
		Point value for segment 7

VEBOX_ACE_LACE_STATE

23	31:21	LACE gamma curve slope 8
		Format: U1.10
		Slope value for segment 8
24	31:21	LACE gamma curve bias 8
		Format: U5.8
		Bias value for segment 8
25	31:21	LACE gamma curve point 8
		Format: U5.3
		Point value for segment 8
24	31:21	LACE gamma curve slope 9
		Format: U1.10
		Slope value for segment 9
25	31:21	LACE gamma curve bias 9
		Format: U5.8
		Bias value for segment 9
25	31:21	LACE gamma curve point 9
		Format: U5.3
		Point value for segment 9
26	31:21	LACE gamma curve slope 10
		Format: U1.10
		Slope value for segment 10
26	31:21	LACE gamma curve bias 10
		Format: U5.8
		Bias value for segment 10
26	31:21	LACE gamma curve point 10
		Format: U5.3
		Point value for segment 10
26	31:21	LACE gamma curve slope 11
		Format: U1.10
		Slope value for segment 11
26	31:21	LACE gamma curve bias 11
		Format: U5.8
		Bias value for segment 11
26	31:21	LACE gamma curve point 11
		Format: U5.3
		Point value for segment 11
27	31:21	LACE gamma curve slope 12
		Format: U1.10
		Slope value for segment 12

VEBOX_ace_lace_state				
	20:8	LACE gamma curve bias 12		
		Format:	U5.8	
	7:0	LACE gamma curve point 12		
28	31:21	Format:	U5.3	
		Bias value for segment 12		
	20:8	LACE gamma curve slope 13		
		Format:	U1.10	
29	7:0	Slope value for segment 13		
		LACE gamma curve bias 13		
	31:21	Format:	U5.8	
		Bias value for segment 13		
30	20:8	LACE gamma curve point 13		
		Format:	U5.3	
	7:0	Point value for segment 13		
		LACE gamma curve slope 14		
31	31:21	Format:	U1.10	
		Slope value for segment 14		
	20:8	LACE gamma curve bias 14		
		Format:	U5.8	
32	7:0	Bias value for segment 14		
		LACE gamma curve point 14		
	31:21	Format:	U5.3	
		Point value for segment 14		
33	20:8	LACE gamma curve slope 15		
		Format:	U1.10	
	7:0	Slope value for segment 15		
		LACE gamma curve bias 15		
34	31:21	Format:	U5.8	
		Bias value for segment 15		
	7:0	LACE gamma curve point 15		
		Format:	U5.3	
Programming Notes				
This value must be 0xff				

VEBOX_ALPHA_AOI_STATE

VEBOX_ALPHA_AOI_STATE																																		
DWord	Bit	Description																																
0	31:18	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																												
Access:	RO																																	
Format:	MBZ																																	
This state structure contains the IECP State Table Contents for Fixed Alpha State and Area of Interest State.																																		
0	17	<p>Full Image Histogram</p> <table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>Used to ignore the area of interest for a histogram across the full image. This applies to all statistics that are affected by AOI (Area of Interest).</p>	Default Value:	0	Format:	Enable																												
Default Value:	0																																	
Format:	Enable																																	
0	16	<p>Alpha from State Select</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> <tr> <td colspan="2"> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>alpha is taken from message</td> </tr> <tr> <td>1</td> <td>alpha is taken from state</td> </tr> </tbody> </table> </td></tr> <tr> <td colspan="3"> <p>Programming Notes</p> <p>If the input format does not have alpha available and the output format provides alpha, this bit should be set to 1. This should be 0 when Alpha Plane Enable is 1.</p> </td></tr> <tr> <td>0</td><td>15:0</td><td> <p>Color Pipe Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Programming Notes</p> <p>The 8 MSB of this field will be used for output formats that have 8-bits of alpha.</p> </td></tr> <tr> <td>1</td><td>31:30</td><td> <p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> </td></tr> <tr> <td>1</td><td>29:16</td><td> <p>AOI Max X</p> <table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>U14</td> </tr> </table> <p>Area of Interest Minimum X - The ACE histogram and Skin Tone Detection statistic gathering</p> </td></tr> </table>	Format:	U1	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>alpha is taken from message</td> </tr> <tr> <td>1</td> <td>alpha is taken from state</td> </tr> </tbody> </table>		Value	Name	0	alpha is taken from message	1	alpha is taken from state	<p>Programming Notes</p> <p>If the input format does not have alpha available and the output format provides alpha, this bit should be set to 1. This should be 0 when Alpha Plane Enable is 1.</p>			0	15:0	<p>Color Pipe Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Programming Notes</p> <p>The 8 MSB of this field will be used for output formats that have 8-bits of alpha.</p>	Format:	U16	1	31:30	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	1	29:16	<p>AOI Max X</p> <table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>U14</td> </tr> </table> <p>Area of Interest Minimum X - The ACE histogram and Skin Tone Detection statistic gathering</p>	Default Value:	0	Format:	U14
Format:	U1																																	
<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>alpha is taken from message</td> </tr> <tr> <td>1</td> <td>alpha is taken from state</td> </tr> </tbody> </table>		Value	Name	0	alpha is taken from message	1	alpha is taken from state																											
Value	Name																																	
0	alpha is taken from message																																	
1	alpha is taken from state																																	
<p>Programming Notes</p> <p>If the input format does not have alpha available and the output format provides alpha, this bit should be set to 1. This should be 0 when Alpha Plane Enable is 1.</p>																																		
0	15:0	<p>Color Pipe Alpha</p> <table border="1"> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Programming Notes</p> <p>The 8 MSB of this field will be used for output formats that have 8-bits of alpha.</p>	Format:	U16																														
Format:	U16																																	
1	31:30	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ																												
Access:	RO																																	
Format:	MBZ																																	
1	29:16	<p>AOI Max X</p> <table border="1"> <tr> <td>Default Value:</td> <td>0</td> </tr> <tr> <td>Format:</td> <td>U14</td> </tr> </table> <p>Area of Interest Minimum X - The ACE histogram and Skin Tone Detection statistic gathering</p>	Default Value:	0	Format:	U14																												
Default Value:	0																																	
Format:	U14																																	

VEBOX_ALPHA_AOI_STATE

		<p>will occur within the MinX/MinY to MaxX/MaxY area (inclusive). AOI must intersect the frame such that at least 1 pixel is in the AOI.</p> <p>The Area of Interest applies to the RGB Histogram and the White/Gray point sums as well.</p>						
Programming Notes								
This value must be a multiple of 4 minus 1.								
15:14	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
13:0	AOI Min X	<table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U14</td></tr> </table>	Default Value:	0	Format:	U14		
Default Value:	0							
Format:	U14							
Programming Notes								
This value must be a multiple of 4.								
2	31:30	<table border="1"> <tr> <td>Reserved</td><td></td></tr> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Reserved		Access:	RO	Format:	MBZ
Reserved								
Access:	RO							
Format:	MBZ							
29:16	AOI Max Y	<table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U14</td></tr> </table>	Default Value:	0	Format:	U14		
Default Value:	0							
Format:	U14							
Programming Notes								
This value must be a multiple of 4 minus 1.								
15:14	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
13:0	AOI Min Y	<table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U14</td></tr> </table>	Default Value:	0	Format:	U14		
Default Value:	0							
Format:	U14							
Programming Notes								
This value must be a multiple of 4.								

VEBOX_CAPTURE_PIPE_STATE

VEBOX_CAPTURE_PIPE_STATE			
DWord	Bit	Description	
0	31:30	DirMap_Scale	
		Default Value:	2
		Format:	U2
	29:24	Good Pixel Threshold	
		Default Value:	5h
		Format:	U6
		The difference threshold between adjacent pixels for a pixel to be considered "good".	
	23	Reserved	
		Access:	RO
		Format:	MBZ
	22:20	Shift Min Cost	
		Default Value:	1h
		Format:	U3
		The amount to shift the H2/V2 versions of min_cost.	
	19:16	Green Imbalance Threshold	
		Default Value:	1h
		Format:	U4
	15:8	Average Color Threshold	
		Default Value:	FFh
		Format:	U8
		The threshold between two colors in a pixel for the Avg interpolation to be considered.	
		Programming Notes	
		Must be set to 255.	
	7:6	Reserved	
		Access:	RO
		Format:	MBZ

VEBOX_CAPTURE_PIPE_STATE

	5:0	Good Pixel Neighbor Threshold	Default Value:	23h
		Format:		U6
Number of comparisons with neighbor pixels which pass before a pixel is considered good.				
1	31:28	Scale For Min Cost	Default Value:	Ah
		The amount to scale the min_cost difference during the confidence check.		
	27:24	Good Intesity Threshold	Default Value:	Ah
		Format:		U4
	23:16	Bad Color Threshold 1	Default Value:	64h
		Format:		U8
		Color value threshold used during the bad pixel check.		
	15:8	Bad Color Threshold 2	Default Value:	AFh
		Format:		U8
		Color value threshold used during the bad pixel check.		
	7:4	Number Big Pixel Threshold	Default Value:	Ah
		Format:		U4
		Number of comparisons with neighbor pixels which pass before a pixel is considered good.		
	3:0	Bad Color Threshold 3	Default Value:	Ah
		Format:		U4
		Color value threshold used during the bad pixel check.		
2	31:24	Y Bright Value	Default Value:	E6h
		The whitepoint threshold percentile in the Y histogram. Any pixel with Y value above this could be a whitepoint. This is the larger of the calculated Ybright value and the Ythreshold value, which is the minimum Y required to be considered a white point.		
		Programming Notes		
		"00000000" is appended to the LSBs before comparing with Y.		
	23:16	Y Outlier Value	Default Value:	FDh
		The outlier threshold percentile in the Y histogram. Any pixel with Y value above this either clipped or an outlier in the image. These points will not be included in the white patch calculation.		

VEBOX_CAPTURE_PIPE_STATE

Programming Notes											
"00000000" is appended to the LSBs before comparing with Y.											
15:8	UV Threshold Value The value denotes the maximum threshold of the ratio between U+V to Y can have to be considered a gray point.	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">[255,0]</td><td></td><td>Encode a value from 255/256 to 0/256</td></tr> <tr> <td style="text-align: center;">64</td><td style="text-align: center;">[Default]</td><td>0.25 * 255 = 64</td></tr> </tbody> </table>	Value	Name	Description	[255,0]		Encode a value from 255/256 to 0/256	64	[Default]	0.25 * 255 = 64
Value	Name	Description									
[255,0]		Encode a value from 255/256 to 0/256									
64	[Default]	0.25 * 255 = 64									
7	Black Point Offset Red MSB										
6	Black Point Offset Green Top MSB										
5	Black Point Offset Blue MSB										
4	Black Point Offset Green Bottom MSB										
3	RGB Histogram Enable Enables the collection of RGB Histograms for Auto-white balance correction and other uses.	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Programming Notes</th></tr> </thead> <tbody> <tr> <td>This bit can be set without White Balance enable being set.</td></tr> </tbody> </table>	Programming Notes	This bit can be set without White Balance enable being set.							
Programming Notes											
This bit can be set without White Balance enable being set.											
2	Vignette Correction Format Defines what shift should be assumed for the Vignette Correction input values:	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td style="text-align: center;">U8.8</td></tr> <tr> <td style="text-align: center;">1</td><td style="text-align: center;">U4.12</td></tr> </tbody> </table>	Value	Name	0	U8.8	1	U4.12			
Value	Name										
0	U8.8										
1	U4.12										
1	Black Point Correction Enable	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table>	Format:	Enable							
Format:	Enable										
0	White Balance Correction Enable	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">Enable</td></tr> </table>	Format:	Enable							
Format:	Enable										
Programming Notes											
RGB Histogram enable must be set if this bit is set.											
3	31:16	Black Point Offset Red									
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td><td style="width: 50%; text-align: right;">0</td></tr> <tr> <td>Format:</td><td style="text-align: right;">U16</td></tr> </table> <p>Value subtracted from Red pixels of Bayer pattern - combined with MSB to form a 2's complement signed number.</p>	Default Value:	0	Format:	U16					
Default Value:	0										
Format:	U16										
	15:0	Black Point Offset Green Top									
		<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">Default Value:</td><td style="width: 50%; text-align: right;">0</td></tr> <tr> <td>Format:</td><td style="text-align: right;">U16</td></tr> </table> <p>Value subtracted from the top Green pixels of Bayer pattern (X=1, Y=0 for Bayer Pattern #1) - combined with MSB to form a 2's complement signed number.</p>	Default Value:	0	Format:	U16					
Default Value:	0										
Format:	U16										

VEBOX_CAPTURE_PIPE_STATE

VEBOX_CAPTURE_PIPE_STATE					
4	31:16	Black Point Offset Blue			
		<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Value subtracted from Blue pixels of Bayer pattern - Combine with MSB to form a 2's complement signed number.</p>	Default Value:	0	Format:
Default Value:	0				
Format:	U16				
5	15:0	Black Point Offset Green Bottom			
		<table border="1" style="width: 100%;"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Value subtracted from the bottom Green pixels of Bayer pattern (X=0, Y=1 for Bayer Pattern #1) - combined with MSB to form a 2's complement signed number.</p>	Default Value:	0	Format:
Default Value:	0				
Format:	U16				
6	31:16	White Balance Red Correction			
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>U4.12</td></tr> </table> <p>The correction factor multiplied by the Red pixels of the Bayer pattern.</p>	Format:	U4.12	
Format:	U4.12				
6	15:0	White Balance Green Top Correction			
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>U4.12</td></tr> </table> <p>The correction factor multiplied by the top Green pixels of the Bayer pattern(X=1, Y=0 for Bayer Pattern #1).</p>	Format:	U4.12	
Format:	U4.12				
6	31:16	White Balance Blue Correction			
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>U4.12</td></tr> </table> <p>The correction factor multiplied by the Blue pixels of the Bayer pattern.</p>	Format:	U4.12	
Format:	U4.12				
6	15:0	White Balance Green Bottom Correction			
		<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>U4.12</td></tr> </table> <p>The correction factor multiplied by the bottom Green pixels of the Bayer pattern (X=0, Y=1 for Bayer Pattern #1)</p>	Format:	U4.12	
Format:	U4.12				

VEBOX_CCM_STATE

VEBOX_CCM_STATE			
DWord	Bit	Description	
0	31	Color Correction Matrix Enable	
		Format:	Enable
		This bit enables the Color Correction Matrix.	
		Programming Notes	
1	30:27	Reserved	
		Access:	RO
		Format:	MBZ
	26:0	C1	
2		Default Value:	0004750h = 18256/65536
		Format:	S4.22
		Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.	
	31:27	Reserved	
3		Access:	RO
		Format:	MBZ
	26:0	C0	
		Default Value:	000AE80h = 44672/65536
4		Format:	S4.22
		Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.	
	31:27	Reserved	
		Access:	RO
5		Format:	MBZ
	26:0	C3	
		Default Value:	0000470h = 1136/65536
		Format:	S4.22

VEBOX_CCM_STATE							
		Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.					
3	31:27	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
26:0	C2	<table border="1"> <tr> <td>Default Value:</td><td>0000220h = 544/65536</td></tr> <tr> <td>Format:</td><td>S4.22</td></tr> </table> <p>Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.</p>	Default Value:	0000220h = 544/65536	Format:	S4.22	
Default Value:	0000220h = 544/65536						
Format:	S4.22						
4	31:27	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
26:0	C5	<table border="1"> <tr> <td>Default Value:</td><td>1FFFCC0h = -832/65536</td></tr> <tr> <td>Format:</td><td>S4.22</td></tr> </table> <p>Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.</p>	Default Value:	1FFFCC0h = -832/65536	Format:	S4.22	
Default Value:	1FFFCC0h = -832/65536						
Format:	S4.22						
5	31:27	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
26:0	C4	<table border="1"> <tr> <td>Default Value:</td><td>000D230h = 53808/65536</td></tr> <tr> <td>Format:</td><td>S4.22</td></tr> </table> <p>Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.</p>	Default Value:	000D230h = 53808/65536	Format:	S4.22	
Default Value:	000D230h = 53808/65536						
Format:	S4.22						
6	31:27	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO						
Format:	MBZ						
26:0	C7	<table border="1"> <tr> <td>Default Value:</td><td>0000A80h = 2688/65536</td></tr> <tr> <td>Format:</td><td>S4.22</td></tr> </table> <p>Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.</p>	Default Value:	0000A80h = 2688/65536	Format:	S4.22	
Default Value:	0000A80h = 2688/65536						
Format:	S4.22						

VEBOX_CCM_STATE

7	31:27	Reserved
		Access: RO Format: MBZ
8	26:0	C6
		Default Value: 1FFF40h = -192/65536 Format: S4.22 Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.
9	31:27	Reserved
		Access: RO Format: MBZ
10	26:0	C8
		Default Value: 000D6A0h = 54944/65536 Format: S4.22 Coefficient of 3x3 Transform matrix. In HDR mode, bits [26:22] form the signed integer portion and bits [21:0] form the fraction portion of the coefficient. In non-HDR mode, bits [26:22] form the signed integer portion and bits [21:6] form the fraction portion of the coefficient.
9	31:0	Offset_in_R
		Default Value: 0 Format: S31 The input offset for red component. In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1
10	31:0	Offset_in_G
		Default Value: 0 Format: S31 The input offset for green component. In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1
11	31:0	Offset_in_B
		Default Value: 0 Format: S31 The input offset for blue component. In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1
12	31:0	Offset_out_R
		Default Value: 0 Format: S31 The output offset for red component. In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1

VEBOX_CCM_STATE			
13	31:0	Offset_out_G	
		Default Value:	0
		Format:	S31
		The output offset for green component. In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1	
14	31:0	Offset_out_B	
		Default Value:	0
		Format:	S31
		The output offset for blue component. In HDR mode, the range of the value is -2 ³¹ to 2 ³¹ -1. In non-HDR mode, the range of the value is -2 ¹⁶ to 2 ¹⁶ -1	

VEBOX_Ch_Dir_Filter_Coefficient

VEBOX_Ch_Dir_Filter_Coefficient		
DWord	Bit	Description
0..1	63:56	Filter Coefficient[7] Format: S1.6 Range: [-2, +2)
	55:48	Filter Coefficient[6] Format: S1.6 Range: [-2, +2)
	47:40	Filter Coefficient[5] Format: S1.6 Range: [-2, +2)
	39:32	Filter Coefficient[4] Format: S1.6 Range: [-2, +2)
	31:24	Filter Coefficient[3] Format: S1.6 Range: [-2, +2)
	23:16	Filter Coefficient[2] Format: S1.6 Range: [-2, +2)
	15:8	Filter Coefficient[1] Format: S1.6 Range: [-2, +2)
	7:0	Filter Coefficient[0] Format: S1.6 Range: [-2, +2)

VEBOX_CSC_STATE

VEBOX_CSC_STATE			
Source: VideoEnhancementCS Size (in bits): 384 Default Value: 0x00010000, 0x00000000, 0x00000000, 0x00000000, 0x00010000, 0x00000000, 0x00000000, 0x00000000, 0x00010000, 0x00000000, 0x00000000, 0x00000000			
This state structure contains the IECP State Table Contents for CSC state.			
DWord	Bit	Description	
0	31	Transform Enable	
		Format:	Enable
	30:19	Reserved	
		Access:	RO
		Format:	MBZ
	18:0	C0	
		Default Value:	10000h or 1.0
		Format:	S2.16
		Transform coefficient.	
1	31:19	Reserved	
		Access:	RO
		Format:	MBZ
	18:0	C1	
		Default Value:	0
		Format:	S2.16
		Transform coefficient.	
2	31:19	Reserved	
		Access:	RO
		Format:	MBZ
	18:0	C2	
		Default Value:	0
		Format:	S2.16
		Transform coefficient.	
3	31:19	Reserved	
		Access:	RO
		Format:	MBZ

VEBOX_CSC_STATE

	18:0	C3
		Default Value: 0
		Format: S2.16
		Transform coefficient.
4	31:19	Reserved
		Access: RO
		Format: MBZ
	18:0	C4
		Default Value: 10000h or 1.0
		Format: S2.16
		Transform coefficient.
5	31:19	Reserved
		Access: RO
		Format: MBZ
	18:0	C5
		Default Value: 0
		Format: S2.16
		Transform coefficient.
6	31:19	Reserved
		Access: RO
		Format: MBZ
	18:0	C6
		Default Value: 0
		Format: S2.16
		Transform coefficient.
7	31:19	Reserved
		Access: RO
		Format: MBZ
	18:0	C7
		Default Value: 0
		Format: S2.16
		Transform coefficient.
8	31:19	Reserved
		Access: RO
		Format: MBZ

VEBOX_CSC_STATE

	18:0	C8
		Default Value: 10000h or 1.0
		Format: S2.16
Transform coefficient. The offset value is multiplied by 2 before being added to the output.		
9	31:16	Offset Out 1
		Default Value: 0
		Format: S15
		Offset in for Y/R. The offset value is multiplied by 2 before being added to the output.
10	15:0	Offset in 1
		Default Value: 0
		Format: S15
		Offset in for Y/R. The offset value is multiplied by 2 before being added to the output.
11	31:16	Offset Out 2
		Default Value: 0
		Format: S15
		Offset out for U/G. The offset value is multiplied by 2 before being added to the output.
	15:0	Offset in 2
		Default Value: 0
		Format: S15
		Offset out for U/G. The offset value is multiplied by 2 before being added to the output.
11	31:16	Offset Out 3
		Default Value: 0
		Format: S15
		Offset out for V/B. The offset value is multiplied by 2 before being added to the output.
	15:0	Offset in 3
		Default Value: 0
		Format: S15
		Offset out for V/B. The offset value is multiplied by 2 before being added to the output.

VEBOX_DNDI_STATE

VEBOX_DNDI_STATE					
Source: VideoEnhancementCS Size (in bits): 1696 Default Value: 0x00000000, 0x80000000, 0x00000400, 0x00000800, 0x00000000, 0x00000000, 0x000000A0, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x0800F000, 0x0F025800, 0x00007800, 0x2D000000, 0x00000254, 0x00000000, 0x00000400, 0x05FF05FF, 0x00000000, 0x005064A5, 0x00000000, 0x00000000, 0x1314640F, 0x00000000, 0xFF804020, 0x5DC48F64, 0x190F8DA4, 0x03FFFFFF, 0x00043CA0, 0x06400C80, 0x320F0001, 0x1E0F0201, 0x00000000					
DWord	Bit	Description			
0	31:17	Denoise STAD Threshold	Format:	U15	
		Threshold for denoise sum of temporal absolute differences.			
	16:8	Reserved	Access:	RO	
			Format:	MBZ	
	7:0	Denoise Maximum History	Format:	U8	
		Maximum allowed value for denoise history.			
			Value	Name	
			[128,240]		
1	31:28	Denoise History increase	Amount that denoise_history is increased by. MAX:15		
			Value	Name	Description
			8h	[Default]	
			15		Maximum Allowed
	27:23	Denoise Moving Pixel Threshold	Format:	U5	
			Value	Name	
			[0,16]		
	22:12	Reserved	Access:	RO	
			Format:	MBZ	

VEBOX_DNDI_STATE				
	11:0	Denoise ASD Threshold		
		Format:	U12	
		Threshold for denoise absolute sum of differences.		
		Value	Name	
		[0,1023]		
2	31:20	Temporal Difference Threshold		
		Format:	U12	
		Programming Notes		
		0 < (Temporal Difference Threshold - Low Temporal Difference Threshold) <= 256 except when both thresholds are set to 0.		
	19:11	Reserved		
		Access:	RO	
		Format:	MBZ	
	10:5	Initial Denoise History		
		Default Value:	32	
		Format:	U6	
		Programming Notes		
		Initial value for Denoise history for both Luma and Chroma		
	4:0	Reserved		
		Access:	RO	
		Format:	MBZ	
3	31:20	Low Temporal Difference Threshold		
		Format:	U12	
		0 < (Temporal Difference Threshold - Low Temporal Difference Threshold) <= 256 except when both thresholds are set to 0.		
	19:12	Reserved		
		Access:	RO	
		Format:	MBZ	
	11	Temporal GNE enable		
		Default Value:	1	
		This bit must be set to 1 to enable the temporal GNE (Global Noise Estimation) estimation logic.		
	10	Progressive DN		
		Format:	Enable	
		Indicates that the denoise algorithm should assume progressive input when filtering neighboring pixels. This bit must be set if the input to Denoise is RGB.		

VEBOX_DNDI_STATE

			Description		
		Value	Name		
		0	DN assumes interlaced video and filters alternate lines together		
		1	DN assumes progressive video and filters neighboring lines together		
Programming Notes					
DI Enable must be disabled when this field is enabled.					
9:2	Hot Pixel Count Luma				
	Format:		U8		
Number of neighboring pixels different more than Hot Pixel Threshold before a pixel is considered hot.					
		Value	Name		
		[0,8]			
Programming Notes					
0 will cause all pixels to be considered hot and will perform a median filter on the entire image.					
1:0	Reserved				
	Access:		RO		
	Format:		MBZ		
4	31:20	Denoise Threshold for Sum of Complexity Measure Luma			
		Format:			
		U12			
19:12	Hot Pixel Threshold Luma				
	Format:		U8		
Threshold for a difference from the value of a neighboring pixel. Is shifted up to 16-bits before compare.					
11:0	Block Noise Estimate Noise Threshold				
	Format:		U12		
	Threshold for noise maximum/minimum.				
		Value	Name		
		[0,4095]			
5	31:17	Chroma Denoise STAD Threshold			
		Format:			
		U15			
Threshold for denoise sum of temporal absolute differences.					
16	Reserved				
	Access:		RO		
	Format:		MBZ		

VEBOX_DNDI_STATE			
	15:8	Hot Pixel Threshold Chroma U	
		Format:	U8
	7:0	Threshold for a difference from the value of a neighboring pixel. Is shifted up to 16-bits before compare.	
		Hot Pixel Count Chroma U	
	6	Format:	U8
		Number of neighboring pixels different more than Hot Pixel Threshold before a pixel is considered hot	
	31:20	Chroma Temporal Difference Threshold	
		Format:	U12
	19:12	0 < (Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold) <=256 except when both thresholds are set to 0	
		Reserved	
	11:1	Access:	RO
		Format:	MBZ
	0	Block Noise Estimate Edge Threshold	
		Default Value:	80
	7	Threshold for detecting an edge in block noise estimate.	
		Chroma Denoise Enable	
	31:20	Format:	Enable
		Value	Name
	19:16	0	Description
		The U and V channels will be passed to the next stage after DN unchanged.	
	15:8	1	The U and V chroma channels will be denoise filtered.
	15:8	Chroma Low Temporal Difference Threshold	
		Format:	U12
	19:16	0 < (Chroma Temporal Difference Threshold - Chroma Low Temporal Difference Threshold) <= 256 except when both thresholds are set to 0	
		Reserved	
	7:0	Access:	RO
		Format:	MBZ
	7:0	Hot Pixel Threshold Chroma V	
		Format:	U8
		Threshold for a difference from the value of a neighboring pixel. Is shifted up to 16-bits before compare.	
		Hot Pixel Count Chroma V	
		Format:	U8
		Number of neighboring pixels different more than Hot Pixel Threshold before a pixel is considered hot	

VEBOX_DNDI_STATE

8	31:29	Reserved		
		Access:	RO	
	Format:	MBZ		
	28:24	Chroma Denoise Moving Pixel Threshold		
9	23:12	Chroma Denoise ASD Threshold		
	Format:	U12		Threshold for denoise absolute sum of differences.
	11:0	Chroma Denoise Threshold for Sum of Complexity Measure		
	31:30	Reserved		
10	29:25	DnY_Wr5[4:0] Weight to be applied when: th4 <= (difference in luma, Bayer or RGB value)		
	24:20	DnY_Wr4[4:0] Weight to be applied when: th3 <= (difference in luma, Bayer or RGB value) < th4		
	19:15	DnY_Wr3[4:0] Weight to be applied when: th2 <= (difference in luma, Bayer or RGB value) < th3		
	14:10	DnY_Wr2[4:0] Weight to be applied when: th1 <= (difference in luma, Bayer or RGBvalue) < th2		
	9:5	DnY_Wr1[4:0] Weight to be applied when: th0 <= (difference in luma, Bayer or RGB value) < th1		
	4:0	DnY_Wr0[4:0] Weight to be applied when: (difference in luma, Bayer or RGB value) < th0		
	31:29	Reserved		
11	28:16	DnY_thmax[12:0] Maximum threshold value for luma, Bayer or RGB		
	15:13	Reserved		
	12:0	DnY_thmin[12:0] Minimum threshold value		
	31:29	Reserved		
28:16	Access:	RO		
	Format:	MBZ		
DnY_prt5[12:0]				

VEBOX_DNDI_STATE			
	15:13	Reserved	
		Access:	RO
	12:0	DnY_dyn_thmin[12:0]	Minimum Dynamic threshold value
12	31:29	Reserved	
		Access:	RO
	28:16	DnY_prt4[12:0]	Multiplied by thrscale and then used as the threshold for comparing the luma or RGB differences.
	15:13	Reserved	
		Access:	RO
	12:0	DnY_prt3[12:0]	
13	31:29	Reserved	
		Access:	RO
	28:16	DnY_prt2[12:0]	
	15:13	Reserved	
		Access:	RO
	12:0	DnY_prt1[12:0]	
14	31:29	Reserved	
		Access:	RO
	28:16	DnY_prt0[12:0]	
	15	Reserved	
		Access:	RO
	14:10	DnY_wd22[4:0]	Weight to be applied to the 4 luma, Bayer or RGB pixels that are at X2 and Y2
	9:5	DnY_wd21[4:0]	Weight to be applied to the 4 luma, Bayer or RGB pixels that are at X1 and Y2
	4:0	DnY_wd20[4:0]	Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X and Y2

VEBOX_DNDI_STATE

15	31:30	Reserved
		Access: RO Format: MBZ
	29:25	DnY_wd12[4:0] Weight to be applied to the 4 luma, Bayer or RGB pixels that are at X2 and Y1
	24:20	DnY_wd11[4:0] Weight to be applied to the 4 luma, Bayer or RGB pixels that are at X1 and Y1
	19:15	DnY_wd10[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X and Y1
	14:10	DnY_wd02[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X2 and Y
	9:5	DnY_wd01[4:0] Weight to be applied to the 2 luma, Bayer or RGB pixels that are at X1 and Y
	4:0	DnY_wd00[4:0] Weight to be applied to the 1 luma, Bayer or RGB pixels that are at X and Y
16	31:30	Reserved
		Access: RO Format: MBZ
	29:25	DnU_Wr5[4:0] Weight to be applied when: th4 <= (difference in chroma U value)
	24:20	DnU_Wr4[4:0] Weight to be applied when: th3 <= (difference in chroma U value) < th4
	19:15	DnU_Wr3[4:0] Weight to be applied when: th2 <= (difference in chroma U value) < th3
	14:10	DnU_Wr2[4:0] Weight to be applied when: th1 <= (difference in chroma U value) < th2
	9:5	DnU_Wr1[4:0] Weight to be applied when: th0 <= (difference in chroma U value) < th1
	4:0	DnU_Wr0[4:0] Weight to be applied when: (difference in chroma U value) < th0
17	31:29	Reserved
		Access: RO Format: MBZ
	28:16	DnU_thmax[12:0] Maximum threshold value for chroma U
	15:13	Reserved
		Access: RO Format: MBZ

VEBOX_DNDI_STATE			
	12:0	DnU_thmin[12:0] Minimum threshold value	
18	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28:16	DnU_prt5[12:0]	
18	15:13	Reserved	
		Access:	RO
		Format:	MBZ
	12:0	DnU_dyn_thmin[12:0] Minimum Dynamic threshold value.	
19	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28:16	DnU_prt4[12:0] Multiplied by thrscale and then used as the threshold for comparing chroma U differences.	
	15:13	Reserved	
19		Access:	RO
		Format:	MBZ
	12:0	DnU_prt3[12:0]	
	31:29	Reserved	
		Access:	RO
20		Format:	MBZ
	28:16	DnU_prt2[12:0]	
	15:13	Reserved	
		Access:	RO
		Format:	MBZ
20	12:0	DnU_prt1[12:0]	
	31:29	Reserved	
		Access:	RO
		Format:	MBZ
	28:16	DnU_prt0[12:0]	
21	15	Reserved	
		Access:	RO
		Format:	MBZ
	14:10	DnU_wd22[4:0] Weight to be applied to the 4 chroma U pixels that are at X2 and Y2	

VEBOX_DNDI_STATE

	9:5	DnU_wd21[4:0] Weight to be applied to the 4 chroma U pixels that are at X1 and Y2				
	4:0	DnU_wd20[4:0] Weight to be applied to the 2 chroma U pixels that are at X and Y2				
22	31:30	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
29:25	DnU_wd12[4:0] Weight to be applied to the 4 chroma U pixels that are at X2 and Y1					
24:20	DnU_wd11[4:0] Weight to be applied to the 4 chroma U pixels that are at X1 and Y1					
19:15	DnU_wd10[4:0] Weight to be applied to the 2 chroma U pixels that are at X and Y1					
14:10	DnU_wd02[4:0] Weight to be applied to the 2 chroma U pixels that are at X2 and Y					
9:5	DnU_wd01[4:0] Weight to be applied to the 2 chroma U pixels that are at X1 and Y					
4:0	DnU_wd00[4:0] Weight to be applied to the 1 chroma U pixels that are at X and Y					
31:30	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO					
Format:	MBZ					
23	29:25	DnV_Wr5[4:0] Weight to be applied when: th4 <= (difference in chroma V value)				
	24:20	DnV_Wr4[4:0] Weight to be applied when: th3 <= (difference in chroma V value) < th4				
	19:15	DnV_Wr3[4:0] Weight to be applied when: th2 <= (difference in chroma V value) < th3				
	14:10	DnV_Wr2[4:0] Weight to be applied when: th1 <= (difference in chroma V value) < th2				
	9:5	DnV_Wr51[4:0] Weight to be applied when: th0 <= (difference in chroma V value) < th1				
	4:0	DnV_Wr0[4:0] Weight to be applied when: (difference in chroma V value) < th0				
	31:29	Reserved <table border="1" style="width: 100%;"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
24	28:16	DnV_thmax[12:0] Maximum threshold value for chroma V				

VEBOX_DNDI_STATE			
	15:13	Reserved	
		Access:	RO
	12:0	DnV_thmin[12:0]	Minimum threshold value
25	31:29	Reserved	
		Access:	RO
	15:13	DnV_prt5[12:0]	
		Access:	RO
	12:0	Reserved	
		Access:	MBZ
26	31:29	DnV_dyn_thmin[12:0]	Minimum Dynamic threshold value.
	28:16	Reserved	
		Access:	RO
	15:13	DnV_prt4[12:0]	Multipled by thrscale and then used as the threshold for comparing chroma V differences.
		Access:	RO
	12:0	Reserved	
		Access:	MBZ
27	31:29	DnV_prt3[12:0]	
		Access:	RO
	28:16	Reserved	
		Access:	MBZ
	15:13	DnV_prt2[12:0]	
		Access:	RO
	12:0	Reserved	
		Access:	MBZ
28	31:29	DnV_prt1[12:0]	
		Access:	RO
	28:16	Reserved	
		Access:	MBZ
	DnV_prt0[12:0]		

VEBOX_DNDI_STATE

	15	Reserved	
		Access:	RO
		Format:	MBZ
	14:10	DnV_wd22[4:0] Weight to be applied to the 4 chroma V pixels that are at X2 and Y2	
	9:5	DnV_wd21[4:0] Weight to be applied to the 4 chroma V pixels that are at X1 and Y2	
	4:0	DnV_wd20[4:0] Weight to be applied to the 2 chroma V pixels that are at X and Y2	
29	31:30	Reserved	
		Access:	RO
		Format:	MBZ
	29:25	DnV_wd12[4:0] Weight to be applied to the 4 chroma V pixels that are at X2 and Y1	
	24:20	DnV_wd11[4:0] Weight to be applied to the 4 chroma V pixels that are at X1 and Y1	
	19:15	DnV_wd10[4:0] Weight to be applied to the 2 chroma V pixels that are at X and Y1	
	14:10	DnV_wd02[4:0] Weight to be applied to the 2 chroma V pixels that are at X2 and Y	
	9:5	DnV_wd01[4:0] Weight to be applied to the 2 chroma V pixels that are at X1 and Y	
	4:0	DnV_wd00[4:0] Weight to be applied to the 1 chroma V pixels that are at X and Y	
30	31:17	Eight Direction Edge Threshold	
		Default Value:	1024
		Format:	U15
		Threshold to determine an edge in eight directional edge detector	
	16:7	Valid Pixel Threshold	
		Default Value:	480
		Format:	U10
	6:0	Reserved	
		Access:	RO
		Format:	MBZ
31	31:19	Small Sobel Threshold	
		Default Value:	480
		Format:	U13
		Threshold for weak Sobel response	

VEBOX_DNDI_STATE

		Large Sobel Threshold
	18:6	Default Value: 2400 Format: U13 Threshold for strong Sobel response
		Programming Notes
		Large Sobel Threshold > Small Sobel Threshold
	5:0	Small Sobel Count Threshold
		Format: U6 Threshold for number of pixels in a block that have weak Sobel response (Default: 6)
32	31:26	Median Sobel Count Threshold
		Format: U6 Threshold for number of pixels in a block that have regular Sobel response (Default: 40)
	25:20	Large Sobel Count Threshold
		Format: U6 Threshold for number of pixels in a block that have strong Sobel response (Default: 6)
	19:6	Block Sigma Diff Threshold
		Default Value: 480 Format: U14 Threshold for the difference between maximum and minimum sigma within a block
	5:0	Reserved
		Access: RO Format: MBZ
33	31:19	Max Sobel Threshold
		Default Value: 1440 Format: U13
	18:0	Reserved
		Access: RO Format: MBZ
34	31:16	Reserved
		Access: RO Format: MBZ
	15	Sign bit for Minimum STMM
		Format: s0 This is the sign bit for Minimum STMM field as specified in BitFiled-31:24 ofDWORD-36
	14	Sign bit for Maximum STMM
		Format: s0 This is the sign bit for Maximum STMM field as specified in BitFiled-7:0 ofDWORD-35

VEBOX_DNDI_STATE

	13	Sign bit for Smooth MV Threshold Format: <input type="text"/> s0 This is the sign bit for Smooth MV Threshold field as specified in BitFiled-1:0 ofDWORD-34									
	12:10	STMM C2 Format: <input type="text"/> U3 Bias for divisor in STMM equation. <table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr></thead><tbody><tr><td style="text-align: center;">[0,7]</td><td></td><td>Representing values [1,8]</td></tr></tbody></table>	Value	Name	Description	[0,7]		Representing values [1,8]			
Value	Name	Description									
[0,7]		Representing values [1,8]									
	9:6	Content Adaptive Threshold Slope Format: <input type="text"/> U4 Determines the slope of the Content Adaptive Threshold. <table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr></thead><tbody><tr><td style="text-align: center;">9</td><td style="text-align: center;">[Default]</td><td>CAT_slope value = 10</td></tr></tbody></table> Programming Notes +1 added internally to get CAT_slope.	Value	Name	Description	9	[Default]	CAT_slope value = 10			
Value	Name	Description									
9	[Default]	CAT_slope value = 10									
	5:2	SAD Tight Threshold Default Value: <input type="text"/> 5 Format: <input type="text"/> U4									
	1:0	Smooth MV Threshold Format: <input type="text"/> U2									
35	31	STMM Blending Constant Select Format: <input type="text"/> U1 <table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr></thead><tbody><tr><td style="text-align: center;">0</td><td></td><td>Use the blending constant for small values of STMM for stmm_md_th</td></tr><tr><td style="text-align: center;">1</td><td></td><td>Use the blending constant for large values of STMM for stmm_md_th</td></tr></tbody></table>	Value	Name	Description	0		Use the blending constant for small values of STMM for stmm_md_th	1		Use the blending constant for large values of STMM for stmm_md_th
Value	Name	Description									
0		Use the blending constant for small values of STMM for stmm_md_th									
1		Use the blending constant for large values of STMM for stmm_md_th									
	30:24	Blending constant across time for large values of STMM Format: <input type="text"/> U7									
	23:16	Blending constant across time for small values of STMM Format: <input type="text"/> U8									
	15:14	Reserved Access: <input type="text"/> RO Format: <input type="text"/> MBZ									
	13:8	Multiplier for VECM Format: <input type="text"/> U6 Determines the strength of the vertical edge complexity measure.									

VEBOX_DNDI_STATE																
	7:0	Maximum STMM <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> <tr> <td colspan="2">Largest allowed STMM in blending equations.</td></tr> </table>	Format:	U8	Largest allowed STMM in blending equations.											
Format:	U8															
Largest allowed STMM in blending equations.																
36	31:24	Minimum STMM <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> <tr> <td colspan="2">Smallest allowed STMM in blending equations</td></tr> </table>	Format:	U8	Smallest allowed STMM in blending equations											
Format:	U8															
Smallest allowed STMM in blending equations																
	23:22	STMM Shift Down <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td colspan="2">Amount to shift STMM down (quantize to fewer bits)</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>0</td><td>Shift by 4</td></tr> <tr> <td>1</td><td>Shift by 5</td></tr> <tr> <td>2</td><td>Shift by 6</td></tr> <tr> <td>3</td><td>Reserved</td></tr> </table>	Format:	U2	Amount to shift STMM down (quantize to fewer bits)		Value	Name	0	Shift by 4	1	Shift by 5	2	Shift by 6	3	Reserved
Format:	U2															
Amount to shift STMM down (quantize to fewer bits)																
Value	Name															
0	Shift by 4															
1	Shift by 5															
2	Shift by 6															
3	Reserved															
	21:20	STMM Shift Up <table border="1"> <tr> <td>Format:</td><td>U2</td></tr> <tr> <td colspan="2">Amount to shift STMM up (set range).</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>0</td><td>Shift by 6</td></tr> <tr> <td>1</td><td>Shift by 7</td></tr> <tr> <td>2</td><td>Shift by 8</td></tr> <tr> <td>3</td><td>Reserved</td></tr> </table>	Format:	U2	Amount to shift STMM up (set range).		Value	Name	0	Shift by 6	1	Shift by 7	2	Shift by 8	3	Reserved
Format:	U2															
Amount to shift STMM up (set range).																
Value	Name															
0	Shift by 6															
1	Shift by 7															
2	Shift by 8															
3	Reserved															
	19:16	STMM Output Shift <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,15]</td><td></td></tr> </table> <p>Programming Notes</p> <p>The value of this field must satisfy the following equation: $\text{stmm_max} - \text{stmm_min} = 2^{\text{stmm_output_shift}}$</p>	Format:	U4	Value	Name	[0,15]									
Format:	U4															
Value	Name															
[0,15]																
	15:12	ChromaTDM_WT <table border="1"> <tr> <td>Default Value:</td><td>0</td></tr> <tr> <td>Format:</td><td>U2.2</td></tr> </table>	Default Value:	0	Format:	U2.2										
Default Value:	0															
Format:	U2.2															
	11:8	LumaTDM_WT <table border="1"> <tr> <td>Default Value:</td><td>4</td></tr> <tr> <td>Format:</td><td>U2.2</td></tr> </table>	Default Value:	4	Format:	U2.2										
Default Value:	4															
Format:	U2.2															
	7:0	FMD Temporal Difference Threshold														

VEBOX_DNDI_STATE

		Format:	U8
37	31:28	Reserved	
		Access:	RO
		Format:	MBZ
	27:24	Deltabit value for SHCM	
		Format:	U4
		Value	Name
		5	[Default]
		[0,8]	Range
	23:16	Coring Threshold for SHCM	
		Default Value:	255
		Format:	U8
	15:12	Reserved	
		Access:	RO
		Format:	MBZ
	11:8	Deltabit value for SVCM	
		Format:	U4
		Value	Name
		5	[Default]
		[0,8]	Range
	7:0	Coring Threshold for SVCM	
		Default Value:	255
		Format:	U8
38	31:24	FMD #1 Vertical Difference Threshold	
		Format:	U8
	23:16	FMD #2 Vertical Difference Threshold	
		Format:	U8
	15:14	CAT Threshold	
		Default Value:	0
		Format:	U2
	13:8	FMD Tear Threshold	
		Format:	U6
	7	MCDI Enable	Use Motion Compensated Deinterlace algorithm.

VEBOX_DNDI_STATE

Programming Notes				
This bit is Ignored if DI Enable is off.				
6:4	Reserved			
	Access:	RO		
	Format:	MBZ		
3	DN/DI Top First			
	Format:	Enable		
Indicates the top field is first in sequence, otherwise bottom is first.				
	Value	Name	Description	
	0		Bottom field occurs first in sequence	
	1		Top field occurs first in sequence	
2:0	Reserved			
	Access:	RO		
	Format:	MBZ		
39	31:26	Reserved		
		Access:	RO	
		Format:	MBZ	
	25	FasterCovergence		
		Default Value:	0	
		Format:	U1	
For synthetic content faster convergence to current STMM value is preferred.				
	24	Luma Smaller Window for TDM		
		Format:	U1	
	23	Chroma Smaller Window for TDM		
		Format:	U1	
	22:19	Neighbor Pixel Threshold		
		Default Value:	10	
		Format:	U4	
	18	Reserved		
		Access:	RO	
		Format:	MBZ	
	17:16	Progressive Cadence Reconstruction For 2nd Field Of Previous Frame		
		Format:	U2	
		Value	Name	Description
		0	Deinterlace	

VEBOX_DNDI_STATE

		<table border="1"> <tr><td>1</td><td>Put together with previous field in sequence</td><td>1st field of previous frame</td></tr> <tr><td>2</td><td>Put together with next field in sequence</td><td>1st field of current frame</td></tr> </table>	1	Put together with previous field in sequence	1 st field of previous frame	2	Put together with next field in sequence	1 st field of current frame				
1	Put together with previous field in sequence	1 st field of previous frame										
2	Put together with next field in sequence	1 st field of current frame										
Programming Notes												
Deflicker can be enabled only in De-interlace mode and not in Cadence construction mode.												
15:10	MC Pixel Consistency Threshold											
	Default Value:	25										
9:8	MC Pixel Consistency Threshold	Format:										
		U6										
	Progressive Cadence Reconstruction for 1st Field of Current Frame											
	Format:	U2										
	<table border="1"> <thead> <tr><th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr><td>0</td><td>Deinterlace</td><td></td></tr> <tr><td>1</td><td>Put together with previous field in sequence</td><td>2nd field of previous frame</td></tr> <tr><td>2</td><td>Put together with next field in sequence</td><td>2nd field of current frame</td></tr> </tbody> </table>	Value	Name	Description	0	Deinterlace		1	Put together with previous field in sequence	2 nd field of previous frame	2	Put together with next field in sequence
Value	Name	Description										
0	Deinterlace											
1	Put together with previous field in sequence	2 nd field of previous frame										
2	Put together with next field in sequence	2 nd field of current frame										
Programming Notes												
Deflicker can be enabled only in De-interlace mode and not if either fields are in Cadence construction mode.												
SAD THB												
Default Value:	10											
3:0	SAD THA	Format:										
		U4										
	Default Value:	5										
40	SAD WT[3]	Format:										
		U8										
	<table border="1"> <thead> <tr><th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>192</td><td>Default for Natural</td></tr> <tr><td>38</td><td>Default for Synthetic</td></tr> </tbody> </table>	Value	Name	192	Default for Natural	38	Default for Synthetic					
Value	Name											
192	Default for Natural											
38	Default for Synthetic											
SAD WT[2]												
Format:	U8											
<table border="1"> <thead> <tr><th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>179</td><td>Default for Natural</td></tr> <tr><td>25</td><td>Default for Synthetic</td></tr> </tbody> </table>	Value	Name	179	Default for Natural	25	Default for Synthetic						
Value	Name											
179	Default for Natural											
25	Default for Synthetic											

VEBOX_DNDI_STATE			
41	15:8	SAD_WT[1]	
		Format:	U8
	7:0	SAD_WT[0]	
		Format:	U8
	31:24	Coring Threshold for Chroma SAD calculation	
		Default Value:	0
	23:16	Format:	U8
		Coring Threshold for Luma SAD calculation	
	15:8	Default Value:	0
		Format:	U8
42	7:0	SAD_WT[6]	
		Format:	U8
	3:0	SAD_WT[4]	
		Format:	U8
	31	Reserved	
		Access:	RO
	30	Format:	MBZ
		Bypass Deflicker	
	29	Format:	U1
		PAR_UseSyntheticContentMedian	
	28	Default Value:	0
		Format:	U1

VEBOX_DNDI_STATE

	28	PAR_LocalCheck	Default Value:	1
			Format:	U1
	27	PAR_SyntheticContentCheck	Default Value:	0
			Format:	U1
	26:24	PAR_DirectionCheckTh	Default Value:	3
			Format:	U3
	23:16	PAR_TearingLowThreshold	Default Value:	20
			Format:	U8
	15:8	PAR_TearingHighThreshold	Default Value:	100
			Format:	U8
	7:0	PAR_DiffCheckSlackThreshold	Default Value:	15
			Format:	U8
43	31:24	LPFWtLUT[3]	Default Value:	0
			Format:	U8
	23:16	LPFWtLUT[2]	Default Value:	0
			Format:	U8
	15:8	LPFWtLUT[1]	Default Value:	0
			Format:	U8
	7:0	LPFWtLUT[0]	Default Value:	0
			Format:	U8
44	31:24	LPFWtLUT[7]	Default Value:	255
			Format:	U8
	23:16	LPFWtLUT[6]	Default Value:	128
			Format:	U8

VEBOX_DNDI_STATE			
	15:8	LPFWtLUT[5]	
		Default Value:	64
	7:0	LPFWtLUT[4]	
		Default Value:	32
45	31:20	Synthetic Content Threshold	
		Default Value:	1500
	19	Format:	U12
		Synthetic frame	
	18:16	Default Value:	0
		Format:	enable
	15:13	TDM Harmonic Factor Natural	
		Default Value:	4
46	12:7	Format:	U3
		HV UV threshold	
	6:0	Default Value:	30
		Format:	U6
	31:29	TDM UV Threshold	
		Default Value:	100
		Format:	U7
	28:21	Reserved	
		Access:	RO
	20:16	Format:	MBZ
		Natural Content Threshold	
	28:21	Default Value:	200
		Format:	U8
		Max Harmonic Counter Threshold	
	20:16	Default Value:	15
		Format:	U5
	Restriction		
The maximum value that can be programmed is 15.			

VEBOX_DNDI_STATE

	15:12	Harmonic Counter Threshold	Default Value:	8
		Format:		U4
	11:9	SHCM Harmonic Factor Natural	Default Value:	6
		Format:		U3
	8:6	SVCM Harmonic Factor Natural	Default Value:	6
		Format:		U3
	5:3	SHCM Harmonic Factor Synthetic	Default Value:	4
		Format:		U3
	2:0	SVCM Harmonic Factor Synthetic	Default Value:	4
		Format:		U3
47	31:0	Maximum Value	Default Value:	0x3FFFFFF
		Format:		U32
48	31:20	Reserved	Access:	RO
		Format:		MBZ
	19:16	Num Inliner Denominator Threshold	Default Value:	4
		Format:		U4
	15:12	Num Inliner Numerator Threshold	Default Value:	3
		Format:		U4
	11:6	HV_Y Threshold	Default Value:	50
		Format:		U6
	5:0	Shifting value	Default Value:	32
		Format:		U6
49	31:30	Reserved	Access:	RO
		Format:		MBZ

VEBOX_DNDI_STATE

	29:16	Chroma_STAD_th	Default Value:	1600
		Format:		U14
	15:14	Reserved	Access:	RO
		Format:		MBZ
	13:0	Luma_STAD_th	Default Value:	3200
		Format:		U14
50	31:24	Luma_uniformity_high_th2	Default Value:	50
		Format:		U8
	23:16	Luma_uniformity_high_th1	Default Value:	15
		Format:		U8
	15:8	Luma_uniformity_low_th2	Format:	U8
		Value	Name	
		2		
	7:0	Luma_uniformity_low_th1	Default Value:	1
		Format:		U8
51	31:24	Chroma_uniformity_high_th2	Default Value:	30
		Format:		U8
	23:16	Chroma_uniformity_high_th1	Default Value:	15
		Format:		U8
	15:8	Chroma_uniformity_low_th2	Default Value:	2
		Format:		U8
	7:0	Chroma_uniformity_low_th1	Default Value:	1
		Format:		U8
52	31:18	Reserved		

VEBOX_DNDI_STATE

		Access:	RO
		Format:	MBZ
17:0	4x4 temporal GNE threshold count		
	Format:		U18

VEBOX_Filter_Coefficient

VEBOX_Filter_Coefficient						
DWord	Bit	Description				
0	7:0	<p>2's Complement Filter Coefficient</p> <table border="1"> <tr> <td>Format:</td> <td>S1.6</td> </tr> <tr> <td>Range:</td> <td>[-2, +2)</td> </tr> </table>	Format:	S1.6	Range:	[-2, +2)
Format:	S1.6					
Range:	[-2, +2)					



VEBOX_FORWARD_GAMMA_CORRECTION_STATE

VEBOX_FORWARD_GAMMA_CORRECTION_STATE

DWord	Bit	Description																																
0..2047	63:0	<p>PRGB Corrected Value</p> <table border="1"> <tr> <td>Format:</td> <td>VEBOX_RGB_TO_GAMMA_CORRECTION</td> </tr> </table> <p>Programming Notes</p> <p>Order in which the values are stored:</p> <table border="1"> <tr> <th colspan="10">Interleaves</th> </tr> <tr> <td>0</td><td>256</td><td>1</td><td>257</td><td>2</td><td>258</td><td>...</td><td>...</td><td>255</td><td>511</td> </tr> <tr> <td>512</td><td>768</td><td>513</td><td>769</td><td>514</td><td>770</td><td>...</td><td>...</td><td>767</td><td>1023</td> </tr> </table> <p>Point 0-255, 256-511 are interleaved first followed by interleaving the next set of 512 points, interleaving between points 512-767, 768-1023.</p>	Format:	VEBOX_RGB_TO_GAMMA_CORRECTION	Interleaves										0	256	1	257	2	258	255	511	512	768	513	769	514	770	767	1023
Format:	VEBOX_RGB_TO_GAMMA_CORRECTION																																	
Interleaves																																		
0	256	1	257	2	258	255	511																									
512	768	513	769	514	770	767	1023																									

VEBOX_FRONT_END_CSC_STATE

VEBOX_FRONT_END_CSC_STATE						
DWord	Bit	Description				
0	31	<p>Front End CSC Transform Enable</p> <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Programming Notes</p> <p>Single Pipe IECP Enable must also be set if this is enabled.</p>	Format:	Enable		
Format:	Enable					
This state structure contains the IECP State Table Contents for Front-end CSC state.						
	30:19	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	18:0	<p>FECSC C0: Transform coefficient</p> <table border="1"> <tr> <td>Default Value:</td><td>10000h or 1.0</td></tr> <tr> <td>Format:</td><td>S2.16</td></tr> </table>	Default Value:	10000h or 1.0	Format:	S2.16
Default Value:	10000h or 1.0					
Format:	S2.16					
1	31:19	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	18:0	<p>FECSC C1: Transform coefficient</p> <table border="1"> <tr> <td>Default Value:</td><td>0 or 0.0</td></tr> <tr> <td>Format:</td><td>S2.16</td></tr> </table>	Default Value:	0 or 0.0	Format:	S2.16
Default Value:	0 or 0.0					
Format:	S2.16					
2	31:19	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	18:0	<p>FECSC C2: Transform coefficient</p> <table border="1"> <tr> <td>Default Value:</td><td>0 or 0.0</td></tr> <tr> <td>Format:</td><td>S2.16</td></tr> </table>	Default Value:	0 or 0.0	Format:	S2.16
Default Value:	0 or 0.0					
Format:	S2.16					
3	31:19	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	18:0	<p>FECSC C3: Transform coefficient</p> <table border="1"> <tr> <td>Default Value:</td><td>0 or 0.0</td></tr> <tr> <td>Format:</td><td>S2.16</td></tr> </table>	Default Value:	0 or 0.0	Format:	S2.16
Default Value:	0 or 0.0					
Format:	S2.16					

VEBOX_FRONT_END_CSC_STATE			
4	31:19	Reserved	
		Access:	RO
	18:0	FECSC C4: Transform coefficient	
		Default Value:	10000h or 1.0
5	31:19	Reserved	
		Access:	RO
	18:0	FECSC C5: Transform coefficient	
		Default Value:	0 or 0.0
6	31:19	Reserved	
		Access:	RO
	18:0	FECSC C6: Transform coefficient	
		Default Value:	0 or 0.0
7	31:19	Reserved	
		Access:	RO
	18:0	FECSC C7: Transform coefficient	
		Default Value:	0 or 0.0
8	31:19	Reserved	
		Access:	RO
	18:0	FECSC C8: Transform coefficient	
		Default Value:	10000h or 1.0
9	31:16	FEC SC Offset out 1: Offset out for Y/R	
		Default Value:	0
		Format:	S15
		The offset value is multiplied by 2 before being added to the output.	

VEBOX_FRONT_END_CSC_STATE		
	15:0	FEC SC Offset in 1: Offset in for Y/R
		Default Value: 0
		Format: S15
The offset value is multiplied by 2 before being added to the output.		
10	31:16	FEC SC Offset out 2: Offset out for U/G
		Default Value: 0
		Format: S15
The offset value is multiplied by 2 before being added to the output.		
	15:0	FEC SC Offset in 2: Offset out for U/G
		Default Value: 0
		Format: S15
The offset value is multiplied by 2 before being added to the output.		
11	31:16	FEC SC Offset out 3: Offset out for V/B
		Default Value: 0
		Format: S15
The offset value is multiplied by 2 before being added to the output.		
	15:0	FEC SC Offset in 3: Offset out for V/B
		Default Value: 0
		Format: S15
The offset value is multiplied by 2 before being added to the output.		

VEBOX_GAMUT_CONTROL_STATE

VEBOX_GAMUT_CONTROL_STATE										
DWord	Bit	Description								
0	31:23	<p>A(r)</p> <table border="1"> <tr> <td>Default Value:</td> <td>436</td> </tr> <tr> <td>Format:</td> <td>U9</td> </tr> </table> <p>Gain_factor_R (default: 436, preferred range: 256-511).</p>	Default Value:	436	Format:	U9				
Default Value:	436									
Format:	U9									
	22	<p>Global Mode Enable</p> <table border="1"> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>The gain factor derived from state CM(w).</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Advance Mode</td> </tr> <tr> <td>1</td> <td>Basic Mode</td> </tr> </tbody> </table>	Format:	U1	Value	Name	0	Advance Mode	1	Basic Mode
Format:	U1									
Value	Name									
0	Advance Mode									
1	Basic Mode									
	21	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	20:0	<p>C1</p> <table border="1"> <tr> <td>Default Value:</td> <td>0004750h = 18256/65536</td> </tr> <tr> <td>Format:</td> <td>S4.16</td> </tr> </table> <p>Coefficient of 3x3 Transform matrix.</p>	Default Value:	0004750h = 18256/65536	Format:	S4.16				
Default Value:	0004750h = 18256/65536									
Format:	S4.16									
1	31:22	<p>CM(w)</p> <table border="1"> <tr> <td>Format:</td> <td>U10</td> </tr> </table> <p>WeightingFactorForGain_factor (only enabled when the GlobalModeEnable is on).</p>	Format:	U10						
Format:	U10									
	21	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	20:0	<p>C0</p> <table border="1"> <tr> <td>Default Value:</td> <td>000AE80h = 44672/65536</td> </tr> <tr> <td>Format:</td> <td>S4.16</td> </tr> </table> <p>Coefficient of 3x3 Transform matrix.</p>	Default Value:	000AE80h = 44672/65536	Format:	S4.16				
Default Value:	000AE80h = 44672/65536									
Format:	S4.16									
2	31:22	<p>CM(s)</p> <table border="1"> <tr> <td>Format:</td> <td>U2.8</td> </tr> </table> <p>AccurateColorComponentScaling (default: 640/256, preferred range: [512-1023]/256).</p>	Format:	U2.8						
Format:	U2.8									

VEBOX_GAMUT_CONTROL_STATE

	21	Reserved	
		Access:	RO
		Format:	MBZ
	20:0	C3	
		Default Value:	0000470h = 1136/65536
		Format:	S4.16
		Coefficient of 3x3 Transform matrix.	
3	31:25	A(g)	
		Format:	U7
		Gain_factor_G (default: 26/256, preferred range: [26-127]/256).	
	24:21	Reserved	
		Access:	RO
		Format:	MBZ
	20:0	C2	
		Default Value:	0000220h = 544/65536
		Format:	S4.16
		Coefficient of 3x3 Transform matrix.	
4	31:25	A(b)	
		Format:	U7
		Gain_factor_B (default: 26/256, preferred range: [26-127]/256).	
	24:21	Reserved	
		Access:	RO
		Format:	MBZ
	20:0	C5	
		Default Value:	1FFCC0h = -832/65536
		Format:	S4.16
		Coefficient of 3x3 Transform matrix.	
5	31:22	R(s)	
		Format:	U2.8
		RedScaling (default: 768/256, preferred range: [512-1023]/256).	
	21	Reserved	
		Access:	RO
		Format:	MBZ
	20:0	C4	
		Default Value:	000D230h = 53808/65536
		Format:	S4.16
		Coefficient of 3x3 Transform matrix.	

VEBOX_GAMUT_CONTROL_STATE			
6	31:24	CM(i)	
		Format:	U0.8
	23:21	Reserved	
7	31:24	Access:	RO
		Format:	MBZ
		C7	
8	20:0	Default Value:	0000A80h = 2688/65536
		Format:	S4.16
		Coefficient of 3x3 Transform matrix.	
9	31:21	Reserved	
		Access:	RO
	20:0	C6	
10	31:17	Default Value:	1FFF40h = -192/65536
		Format:	S4.16
		Coefficient of 3x3 Transform matrix.	
11	31:17	Reserved	
		Access:	RO
	16:0	Offset_in_R	
12	31:17	Default Value:	0
		Format:	S16
		The input offset for red component.	
13	31:17	Reserved	
		Access:	RO
		Format:	MBZ

VEBOX_GAMUT_CONTROL_STATE

	16:0	Offset_in_G		
		Default Value:	0	
		Format:	S16	
The input offset for green component.				
11	31:17	Reserved		
		Access:	RO	
11	16:0	Offset_in_B		
		Default Value:	0	
		Format:	S16	
The input offset for blue component.				
12	31:17	Reserved		
		Access:	RO	
12	16:0	Offset_out_R		
		Default Value:	0	
		Format:	S16	
The output offset for red component.				
13	31:17	Reserved		
		Access:	RO	
13	16:0	Offset_out_G		
		Default Value:	0	
		Format:	S16	
The output offset for green component.				
14	31:17	Reserved		
		Access:	RO	
14	16:0	Offset_out_B		
		Default Value:	0	
		Format:	S16	
The output offset for blue component.				
15	31	Reserved		
		Access:	RO	
15	30	FullRangeMappingEnable		
		Format:	U1	

VEBOX_GAMUT_CONTROL_STATE

			Value	Name
			0	Basic Mode [Default]
			1	Advance Mode
29:20			d(in,default)	
			Default Value:	205
			Format:	U10
			InnerTriangleMappingLength.	
19:10			d(out, default)	
			Default Value:	164
			Format:	U10
			OuterTriangleMappingLength.	
9:0			d1(out)	
			Default Value:	287
			Format:	U10
			OuterTriangleMappingLengthBelow.	
16	31	xvYccDecEncEnable		
		Format:	U1	
		This bit is valid only when ColorGamutCompressionnEnable is on.		
		Value	Name	
		1	Both xvYcc decode and xvYcc encode are enabled [Default]	
30:28	27:10	CompressionLineShift		
		Format:	U3	
		Value	Name	
		3	[Default]	
		0,4		
17	9:0	Reserved		
		Access:	RO	
		Format:	MBZ	
		d1(in)		
		Default Value:	820	
17	31:30	Format:	U10	
		InnerTriangleMappingLengthBelow.		
		GCC_BasicModeSelection		
		Format:	U2	

VEBOX GAMUT CONTROL STATE

VEBOX_PROCAMP_STATE

VEBOX_PROCAMP_STATE			
DWord	Bit	Description	
0	31:28	Reserved	
		Access:	RO
		Format:	MBZ
	27:17	Contrast	
		Default Value:	80h = 1.0 in fixed point U4.7
		Format:	U4.7
Contrast magnitude.			
0	16:13	Reserved	
		Access:	RO
		Format:	MBZ
	12:1	Brightness	
		Default Value:	0 or 0.0
		Format:	S7.4
Brightness magnitude.			
1	0	PROCAMP Enable	
		Default Value:	1
		Format:	Enable
	31:16	Cos_c_s	
		Default Value:	256
		Format:	S7.8
UV multiplication cosine factor.			
1	15:0	Sin_c_s	
		Default Value:	0
		Format:	S7.8
		UV multiplication sine factor.	



VEBOX_RGB_TO_GAMMA_CORRECTION

VEBOX_RGB_TO_GAMMA_CORRECTION		
DWord	Bit	Description
0..1	63:48	B-ch Corrected Value Default Value: 0h Format: U16
	47:32	G-ch Corrected Value Default Value: 0h Format: U16
	31:16	R-ch Corrected Value Default Value: 0h Format: U16
	15:0	Pixel Value Default Value: 0h Format: U16 Programming Notes N indicates the index into the table. Pixel value 0 and Pixel Value 1023 should be always programmed to 0 and 0xFFFF respectively.

VEBOX_STD_STE_STATE

VEBOX_STD_STE_STATE								
DWord	Bit	Description						
0	31:24	V_Mid <table border="1"> <tr> <td>Default Value:</td><td>154</td></tr> <tr> <td>Format:</td><td>U8</td></tr> <tr> <td colspan="2">Rectangle middle-point V coordinate.</td></tr> </table>	Default Value:	154	Format:	U8	Rectangle middle-point V coordinate.	
Default Value:	154							
Format:	U8							
Rectangle middle-point V coordinate.								
This state structure contains the state used by the STD/STE function.								
0	23:16	U_Mid <table border="1"> <tr> <td>Default Value:</td><td>110</td></tr> <tr> <td>Format:</td><td>U8</td></tr> <tr> <td colspan="2">Rectangle middle-point U coordinate.</td></tr> </table>	Default Value:	110	Format:	U8	Rectangle middle-point U coordinate.	
Default Value:	110							
Format:	U8							
Rectangle middle-point U coordinate.								
0	15:10	Hue_Max <table border="1"> <tr> <td>Default Value:</td><td>14</td></tr> <tr> <td>Format:</td><td>U6</td></tr> <tr> <td colspan="2">Rectangle half width.</td></tr> </table>	Default Value:	14	Format:	U6	Rectangle half width.	
Default Value:	14							
Format:	U6							
Rectangle half width.								
0	9:4	Sat_Max <table border="1"> <tr> <td>Default Value:</td><td>31</td></tr> <tr> <td>Format:</td><td>U6</td></tr> <tr> <td colspan="2">Rectangle half length.</td></tr> </table>	Default Value:	31	Format:	U6	Rectangle half length.	
Default Value:	31							
Format:	U6							
Rectangle half length.								
0	3	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO							
Format:	MBZ							
0	2	Output Control <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Output Pixels</td></tr> <tr> <td>1</td><td>Output STD Decisions</td></tr> </tbody> </table>	Value	Name	0	Output Pixels	1	Output STD Decisions
Value	Name							
0	Output Pixels							
1	Output STD Decisions							
0	1	STE Enable <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable				
Format:	Enable							
0	0	STD Enable <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Format:	Enable				
Format:	Enable							

VEBOX_STD_STE_STATE

		Programming Notes	
		This needs to be enabled if 'STD Score Output' is enabled.	
1	31	STD Score Output	Format: Enable
	30:28	Diamond Margin	Default Value: 4 Format: U3
	27:21	Diamond_du	Default Value: 0 Format: S6 Rhombus center shift in the sat-direction, relative to the rectangle center.
	20:18	HS_margin	Default Value: 3 Format: U3 Defines rectangle margin.
	17:10	Cos(i±)	Default Value: 79 Format: S0.7 The default is 79/128
	9:8	Reserved	Access: RO Format: MBZ
	7:0	Sin(i±)	Default Value: 101 Format: S0.7 The default is 101/128
	31:21	Reserved	Access: RO Format: MBZ
	20:13	Diamond_alpha	Default Value: 100 Format: U2.6 1/tan() The default is 100/64

VEBOX_STD_STE_STATE

	12:7	Diamond_Th
		Default Value:
		Format:
Half length of the rhombus axis in the sat-direction.		
	6:0	Diamond_dv
		Default Value:
		Format:
Rhombus center shift in the hue-direction, relative to the rectangle center.		
3	31:24	Y_point_3
		Default Value:
		Format:
Third point of the Y piecewise linear membership function.		
	23:16	Y_point_2
		Default Value:
		Format:
Second point of the Y piecewise linear membership function.		
	15:8	Y_point_1
		Default Value:
		Format:
First point of the Y piecewise linear membership function.		
	7	VY_STD_Enable
		Format: Enable
Enables STD in the VY subspace.		
	6:0	Reserved
		Access: RO
		Format: MBZ
4	31:18	Reserved
		Access: RO
		Format: MBZ
	17:13	Y_Slope_2
		Default Value: 31
		Format: U2.3
Slope between points Y3 and Y4.		
The default is 31/8		
	12:8	Y_Slope_1
		Default Value: 31
		Format: U2.3

VEBOX_STD_STE_STATE

		Slope between points Y1 and Y2. The default is 31/8						
	7:0	Y_point_4 Default Value: 255 Format: U8 Fourth point of the Y piecewise linear membership function.						
5	31:16	INV_Skin_types_margin Format: U0.16 $1/(2 * \text{Skin_types_margin})$ <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: center;">Value</th> <th style="background-color: #d9e1f2; text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">20</td> <td>Skin_Type_margin [Default]</td> </tr> <tr> <td style="text-align: center;">1638</td> <td></td> </tr> </tbody> </table>	Value	Name	20	Skin_Type_margin [Default]	1638	
Value	Name							
20	Skin_Type_margin [Default]							
1638								
	15:0	INV_Margin_VYL Format: U0.16 $1 / \text{Margin_VYL} = 3300/65536$						
6	31:24	P1L Default Value: 216 Format: U8 Y Point 1 of the lower part of the detection PWLF.						
	23:16	POL Default Value: 46 Format: U8 Y Point 0 of the lower part of the detection PWLF.						
	15:0	INV_Margin_VYU Default Value: 1600 Format: U0.16 $1 / \text{Margin_VYU} = 1600/65536$						
7	31:24	B1L Default Value: 130 Format: U8 V Bias 1 of the lower part of the detection PWLF.						
	23:16	B0L Default Value: 133 Format: U8 V Bias 0 of the lower part of the detection PWLF.						

VEBOX_STD_STE_STATE

		P3L	
	15:8	Default Value: 236	
		Format: U8	
	Y Point 3 of the lower part of the detection PWLF.		
		P2L	
	7:0	Default Value: 236	
		Format: U8	
	Y Point 2 of the lower part of the detection PWLF.		
8	31:27	Reserved	
		Access: RO	
		Format: MBZ	
	26:16	S0L	
		Default Value: 7FBh	
		Format: S2.8	
	Slope 0 of the lower part of the detection PWLF.		
		The default is -5/256	
	15:8	B3L	
		Default Value: 130	
		Format: U8	
	V Bias 3 of the lower part of the detection PWLF.		
	7:0	B2L	
		Default Value: 130	
		Format: U8	
	V Bias 2 of the lower part of the detection PWLF.		
9	31:22	Reserved	
		Access: RO	
		Format: MBZ	
	21:11	S2L	
		Default Value: 0	
		Format: S2.8	
	The default is 0/256		
	10:0	S1L	
		Default Value: 0	
		Format: S2.8	
	Slope 1 of the lower part of the detection PWLF.		
	The default is 0/256		

VEBOX_STD_STE_STATE

10	31:27	Reserved		
		Access:		
		Format:		
		Y Point 1 of the upper part of the detection PWLF.		
		POU		
11	31:24	Default Value:		
		Format:		
		Y Point 0 of the upper part of the detection PWLF.		
		S3L		
		Default Value:		
11	23:16	Format:		
		Slope 3 of the lower part of the detection PWLF.		
		The default is 0/256		
		B1U		
		Default Value:		
11	15:8	Format:		
		V Bias 1 of the upper part of the detection PWLF.		
		BOU		
		Default Value:		
		Format:		
11	7:0	V Bias 0 of the upper part of the detection PWLF.		
		P3U		
		Default Value:		
		Format:		
		Y Point 3 of the upper part of the detection PWLF.		
12	31:27	P2U		
		Default Value:		
		Format:		
12	31:27	Y Point 2 of the upper part of the detection PWLF.		
		Reserved		
		Access:		
		Format:		

VEBOX_STD_STE_STATE

	26:16	S0U <table border="1"> <tr> <td>Default Value:</td><td>256</td></tr> <tr> <td>Format:</td><td>S2.8</td></tr> </table> <p>Slope 0 of the upper part of the detection PWLF. The default is 256/256</p>	Default Value:	256	Format:	S2.8				
Default Value:	256									
Format:	S2.8									
	15:8	B3U <table border="1"> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>V Bias 3 of the upper part of the detection PWLF.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td>200</td><td>[Default]</td></tr> <tr> <td>140</td><td></td></tr> </tbody> </table>	Format:	U8	Value	Name	200	[Default]	140	
Format:	U8									
Value	Name									
200	[Default]									
140										
	7:0	B2U <table border="1"> <tr> <td>Default Value:</td><td>200</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <p>V Bias 2 of the upper part of the detection PWLF.</p>	Default Value:	200	Format:	U8				
Default Value:	200									
Format:	U8									
13	31:22	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									
	21:11	S2U <table border="1"> <tr> <td>Default Value:</td><td>74Dh</td></tr> <tr> <td>Format:</td><td>S2.8</td></tr> </table> <p>Slope 2 of the upper part of the detection PWLF. The default is -179/256</p>	Default Value:	74Dh	Format:	S2.8				
Default Value:	74Dh									
Format:	S2.8									
	10:0	S1U <table border="1"> <tr> <td>Default Value:</td><td>113</td></tr> <tr> <td>Format:</td><td>S2.8</td></tr> </table> <p>Slope 1 of the upper part of the detection PWLF. The default is 113/256</p>	Default Value:	113	Format:	S2.8				
Default Value:	113									
Format:	S2.8									
14	31:28	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ				
Access:	RO									
Format:	MBZ									

VEBOX_STD_STE_STATE

	27:20	Skin_types_margin				
		Default Value:				
		Format:				
Skin types Y marginRestrict Skin_types_thresh >= Skin_types_margin > 0Restrict (Skin_types_thresh + Skin_types_margin) <= 255						
	19:12	Skin_types_thresh				
		Default Value:				
		Format:				
Skin types Y marginRestrict Skin_types_thresh >= Skin_types_margin > 0Restrict (Skin_types_thresh + Skin_types_margin) <= 255						
	11	Skin_Types_Enable				
		Default Value:				
		Format:				
Treat differently bright and dark skin types						
	10:0	S3U				
		Default Value:				
		Format:				
Slope 3 of the upper part of the detection PWLF.						
The default is 0/256						
15	31	Reserved				
		Access:				
		Format:				
	30:21	SATB1				
		Format:				
First bias for the saturation PWLF (bright skin).						
The default numerical value is -8/4						
<table style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #d9e1f2;"> <th style="text-align: center; width: 50%;">Value</th> <th style="text-align: center; width: 50%;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">3F8h</td> <td></td> </tr> </tbody> </table>			Value	Name	3F8h	
Value	Name					
3F8h						
	20:14	SATP3				
		Default Value:				
		Format:				
Third point for the saturation PWLF (bright skin).						

VEBOX_STD_STE_STATE

	13:7	SATP2 Default Value: 6 Format: S6 Second point for the saturation PWLF (bright skin).				
	6:0	SATP1 Format: S6 First point for the saturation PWLF (bright skin). The default numerical value is -6/64. <table style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #d9e1f2;"> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">7Ah</td><td></td></tr> </tbody> </table>	Value	Name	7Ah	
Value	Name					
7Ah						
16	31	Reserved Access: RO Format: MBZ				
	30:20	SATSO Default Value: 297 Format: U3.8 Zeroth slope for the saturation PWLF (bright skin) The default is 297/256				
	19:10	SATB3 Default Value: 124 Format: S7.2 Third bias for the saturation PWLF (bright skin) The default is 124/4				
	9:0	SATB2 Default Value: 8 Format: S7.2 Second bias for the saturation PWLF (bright skin) The default is 8/4				
17	31:22	Reserved Access: RO Format: MBZ				
	21:11	SATS2 Default Value: 297 Format: U3.8				

VEBOX_STD_STE_STATE

		Second slope for the saturation PWLF (bright skin) The default is 297/256
	10:0	SATS1 Default Value: 85 Format: U3.8
		First slope for the saturation PWLF (bright skin) The default is 85/256
18	31:25	HUEP3 Default Value: 14 Format: S6 Third point for the hue PWLF (bright skin)
	24:18	HUEP2 Default Value: 6 Format: S6 Second point for the hue PWLF (bright skin)
	17:11	HUEP1 Default Value: 7Ah -6 Format: S6 First point for the hue PWLF (bright skin)
	10:0	SATS3 Default Value: 256 Format: U3.8 Third slope for the saturation PWLF (bright skin) The default is 256/256
19	31:30	Reserved Access: RO Format: MBZ
	29:20	HUEB3 Default Value: 56 Format: S7.2 Third bias for the hue PWLF (bright skin) The default is 56/4

VEBOX_STD_STE_STATE

		HUEB2							
	19:10	Default Value: 8							
		Format: S7.2							
	Second bias for the hue PWLF (bright skin)								
	The default is 8/4								
		HUEB1							
	9:0	Format: S7.2							
	First bias for the hue PWLF (bright skin)								
	The default is 8/4								
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #d9e1f2; text-align: center;">Value</th><th style="background-color: #d9e1f2; text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">8</td><td style="text-align: center;">[Default]</td></tr> <tr> <td style="text-align: center;">0xf8</td><td></td></tr> </tbody> </table>			Value	Name	8	[Default]	0xf8	
Value	Name								
8	[Default]								
0xf8									
20	31:22	Reserved							
		Access: RO							
		Format: MBZ							
		HUES1							
	21:11	Default Value: 85							
		Format: U3.8							
	First slope for the hue PWLF (bright skin)								
	The default is 85/256								
		HUES0							
	10:0	Default Value: 384							
		Format: U3.8							
	Zeroth slope for the hue PWLF (bright skin)								
	The default is 384/256								
21	31:22	Reserved							
		Access: RO							
		Format: MBZ							
		HUES3							
	21:11	Default Value: 256							
		Format: U3.8							
	Third slope for the hue PWLF (bright skin)								

VEBOX_STD_STE_STATE

		The default is 256/256
	10:0	HUES2
		Default Value: 384
		Format: U3.8
		Second slope for the hue PWLF (bright skin)
		The default is 384/256
22	31	Reserved
		Access: RO
		Format: MBZ
	30:21	SATB1_DARK
		Default Value: 0
		Format: S7.2
		First bias for the saturation PWLF (dark skin)
		The default is 0/4
	20:14	SATP3_DARK
		Default Value: 31
		Format: S6
		Third point for the saturation PWLF (dark skin)
	13:7	SATP2_DARK
		Default Value: 31
		Format: S6
		Second point for the saturation PWLF (dark skin)
	6:0	SATP1_DARK
		Default Value: 7Bh
		Format: S6
		First point for the saturation PWLF (dark skin) Default Value: -5
23	31	Reserved
		Access: RO
		Format: MBZ
	30:20	SATSO_DARK
		Default Value: 397
		Format: U3.8
		Zeroth slope for the saturation PWLF (dark skin)
		The default is 397/256

VEBOX_STD_STE_STATE

		SATB3_DARK		
	19:10	Default Value:		
		124		
		Format:		
		S7.2		
		Third bias for the saturation PWLF (dark skin)		
		The default is 124/4		
	9:0	SATB2_DARK		
		Default Value:		
		124		
		Format:		
		S7.2		
		Second bias for the saturation PWLF (dark skin)		
		The default is 124/4		
24	31:22	Reserved		
		Access:		
		RO		
		Format:		
		MBZ		
	21:11	SATS2_DARK		
		Default Value:		
		256		
		Format:		
		U3.8		
		Second slope for the saturation PWLF (dark skin)		
		The default is 256/256		
	10:0	SATS1_DARK		
		Default Value:		
		189		
		Format:		
		U3.8		
		First slope for the saturation PWLF (dark skin)		
		The default is 189/256		
25	31:25	HUEP3_DARK		
		Default Value:		
		14		
		Format:		
		S6		
		Third point for the hue PWLF (dark skin).		
	24:18	HUEP2_DARK		
		Default Value:		
		2		
		Format:		
		S6		
		Second point for the hue PWLF (dark skin).		
	17:11	HUEP1_DARK		
		Default Value:		
		0		
		Format:		
		S6		

VEBOX_STD_STE_STATE

		First point for the hue PWLF (dark skin).
	10:0	SATS3_DARK
		Default Value: 256
		Format: U3.8
		Third slope for the saturation PWLF (dark skin)
		The default is 256/256
26	31:30	Reserved
		Access: RO
		Format: MBZ
	29:20	HUEB3_DARK
		Default Value: 56
		Format: S7.2
		Third bias for the hue PWLF (dark skin).
		The default is 56/4
	19:10	HUEB2_DARK
		Default Value: 0
		Format: S7.2
		Second bias for the hue PWLF (dark skin).
		The default is 0/4
	9:0	HUEB1_DARK
		Default Value: 0
		Format: S7.2
		First bias for the hue PWLF (dark skin).
		The default is 0/4
27	31:22	Reserved
		Access: RO
		Format: MBZ
	21:11	HUES1_DARK
		Default Value: 256
		Format: U3.8
		First slope for the hue PWLF (dark skin).
		The default is 256/256

VEBOX_STD_STE_STATE

	10:0	HUES0_DARK	
		Format: U3.8	
Zeroth slope for the hue PWLF (dark skin).			
The default is 299/256			
		Value	Name
		299	[Default]
		256	
28	31:22	Reserved	
		Access: RO	
		Format: MBZ	
	21:11	HUES3_DARK	
		Default Value: 256	
		Format: U3.8	
Third slope for the hue PWLF (dark skin).			
The default is 256/256			
	10:0	HUES2_DARK	
		Default Value: 299	
		Format: U3.8	
Second slope for the hue PWLF (dark skin).			
The default is 299/256			

VEBOX_TCC_STATE

VEBOX_TCC_STATE										
DWord	Bit	Description								
0	31:24	<p>SatFactor3</p> <table border="1"> <tr> <td>Format:</td> <td>U1.7</td> </tr> </table> <p>The saturation factor for yellow.</p> <p>The default is 220/128</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>220</td> <td>[Default]</td> </tr> <tr> <td>160</td> <td></td> </tr> </tbody> </table>	Format:	U1.7	Value	Name	220	[Default]	160	
Format:	U1.7									
Value	Name									
220	[Default]									
160										
This state structure contains the IECP State Table Contents for TCC state.										
23:16	23:16	<p>SatFactor2</p> <table border="1"> <tr> <td>Format:</td> <td>U1.7</td> </tr> </table> <p>The saturation factor for red.</p> <p>The default is 220/128</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>220</td> <td>[Default]</td> </tr> <tr> <td>160</td> <td></td> </tr> </tbody> </table>	Format:	U1.7	Value	Name	220	[Default]	160	
Format:	U1.7									
Value	Name									
220	[Default]									
160										
15:8	15:8	<p>SatFactor1</p> <table border="1"> <tr> <td>Format:</td> <td>U1.7</td> </tr> </table> <p>The saturation factor for magenta.</p> <p>The default is 220/128</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>220</td> <td>[Default]</td> </tr> <tr> <td>160</td> <td></td> </tr> </tbody> </table>	Format:	U1.7	Value	Name	220	[Default]	160	
Format:	U1.7									
Value	Name									
220	[Default]									
160										
7	7	<p>TCC Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table>	Format:	Enable						
Format:	Enable									
6:0	6:0	<p>Reserved</p>								

VEBOX_TCC_STATE								
		Access: RO Format: MBZ						
1	31:24	<p>SatFactor6</p> <p>Format: U1.7</p> <p>The saturation factor for blue.</p> <p>The default is 220/128</p> <table> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>220</td><td>[Default]</td></tr> <tr> <td>160</td><td></td></tr> </tbody> </table>	Value	Name	220	[Default]	160	
Value	Name							
220	[Default]							
160								
	23:16	<p>SatFactor5</p> <p>Format: U1.7</p> <p>The saturation factor for cyan.</p> <p>The default is 220/128</p> <table> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>220</td><td>[Default]</td></tr> <tr> <td>160</td><td></td></tr> </tbody> </table>	Value	Name	220	[Default]	160	
Value	Name							
220	[Default]							
160								
	15:8	<p>SatFactor4</p> <p>Format: U1.7</p> <p>The saturation factor for green.</p> <p>The default is 220/128</p> <table> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>220</td><td>[Default]</td></tr> <tr> <td>160</td><td></td></tr> </tbody> </table>	Value	Name	220	[Default]	160	
Value	Name							
220	[Default]							
160								
	7:0	<p>Reserved</p> <p>Access: RO</p> <p>Format: MBZ</p>						
2	31:30	<p>Reserved</p> <p>Access: RO</p> <p>Format: MBZ</p>						
	29:20	<p>BaseColor3</p> <p>Default Value: 483</p> <p>Format: U10</p>						

VEBOX_TCC_STATE

		Base Color 3 - this value must be greater than BaseColor2
	19:10	BaseColor2
		Default Value: 307
		Format: U10
		Base Color 2 - this value must be greater than BaseColor1
	9:0	BaseColor1
		Default Value: 145
		Format: U10
		Base Color 1
3	31:30	Reserved
		Access: RO
		Format: MBZ
	29:20	BaseColor6
		Default Value: 995
		Format: U10
		Base Color 6 - this value must be greater than BaseColor5
	19:10	BaseColor5
		Default Value: 819
		Format: U10
		Base Color 5 - this value must be greater than BaseColor4
	9:0	BaseColor4
		Default Value: 657
		Format: U10
		Base Color 4 - this value must be greater than BaseColor3
4	31:16	ColorTransitSlope23
		Default Value: 744
		Format: U0.16
		The calculation result of $1 / (BC3 - BC2)$ [1/62]
	15:0	ColorTransitSlope2
		Default Value: 405
		Format: U0.16
		The calculation result of $1 / (BC2 - BC1)$ [1/57]
5	31:16	ColorTransitSlope45
		Default Value: 407
		Format: U0.16
		The calculation result of $1 / (BC5 - BC4)$ [1/57]

VEBOX_TCC_STATE

	15:0	ColorTransitSlope34
		Default Value:
		Format:
The calculation result of $1 / (\text{BC4} - \text{BC3})$ [1/61]		
6	31:16	ColorTransitSlope61
		Default Value:
		Format:
The calculation result of $1 / (\text{BC1} - \text{BC6})$ [1/62]		
15:0	ColorTransitSlope56	
	Default Value:	
	Format:	
The calculation result of $1 / (\text{BC6} - \text{BC5})$ [1/62]		
7	31:22	ColorBias3
		Default Value:
		Format:
	Color bias for BaseColor3.	
	21:12	ColorBias2
		Default Value:
		Format:
	Color bias for BaseColor2.	
	The default is 150/256	
	11:2	ColorBias1
		Default Value:
		Format:
	Color bias for BaseColor1.	
	1:0	Reserved
		Access:
		Format:
8	31:22	ColorBias6
		Default Value:
		Format:
	Color bias for BaseColor6.	
	21:12	ColorBias5
		Default Value:
		Format:
Color bias for BaseColor5.		

VEBOX_TCC_STATE

	11:2	ColorBias4
		Default Value: 0
		Format: U2.8
Color bias for BaseColor4.		
	1:0	Reserved
		Access: RO
		Format: MBZ
9	31	Reserved
		Access: RO
		Format: MBZ
	30:24	UV Threshold
		Default Value: 3
		Format: U7
Low UV threshold.		
	23:19	Reserved
		Access: RO
		Format: MBZ
	18:16	UV Threshold Bits
		Default Value: 3
		Format: U3
Low UV transition width bits.		
	15:13	Reserved
		Access: RO
		Format: MBZ
	12:8	STE Threshold
		Default Value: 0
		Format: U5
Skin tone pixels enhancement threshold.		
	7:3	Reserved
		Access: RO
		Format: MBZ
	2:0	STE Slope Bits
		Default Value: 0
		Format: U3
Skin tone pixels enhancement slope bits.		

VEBOX_TCC_STATE

10	31:16	Inv_UVMaxColor	
		Default Value:	146
	15:9	Format:	U16
		1 / UVMaxColor. Used for the SFs2 calculation.	
	15:9	Reserved	
		Access:	RO
	8:0	Format:	MBZ
		UVMaxColor	
		Default Value:	448
		Format:	U9
		The maximum absolute value of the legal UV pixels. Used for the SFs2 calculation.	

VEBOX_VERTEX_TABLE_ENTRY

VEBOX_VERTEX_TABLE_ENTRY				
DWord	Bit	Description		
0	31:28	Reserved		
		Access:	RO	
		Format:	MBZ	
	27:16	Vertex table entry 0 - Lv (12 bits)		
		Value	Name	Description
		100h-ED6h		Range for Vertices BT601 and BT709
	15:12	Reserved		
		Access:	RO	
		Format:	MBZ	
	11:0	Vertex table entry 0 - Cv (12 bits)		
		Value	Name	Description
		400h-A00h		Range for Vertices BT601 and BT709

VECS Hardware-Detected Error Bit Definitions

VECS Hardware-Detected Error Bit Definitions							
DWord	Bit	Description					
0	15:12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ	
Access:	RO						
Format:	MBZ						
11	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
10:3	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
2	Command Privilege Violation Error This bit is set if a command classified as privileged is parsed in a non-privileged batch buffer. The command will be converted to a NOOP and parsing will continue.						
1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ		
Access:	RO						
Format:	MBZ						
0	Instruction Error This bit is set when the Renderer Instruction Parser detects an error while parsing an instruction. Instruction errors include: <ul style="list-style-type: none"> Client ID value (Bits 31:29 of the Header) is not supported (only MI, 2D and 3D are supported). Defeatured MI Instruction Opcodes: <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td></td> <td>Instruction Error detected</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>This error indications cannot be cleared except by reset (i.e., it is a fatal error).</p>	Value	Name	Description	1		Instruction Error detected
Value	Name	Description					
1		Instruction Error detected					

VERTEX_BUFFER_STATE

VERTEX_BUFFER_STATE												
DWord	Bit	Description										
0	31:26	<p>Vertex Buffer Index</p> <table border="1"> <tr> <td>Format:</td> <td>U6</td> </tr> <tr> <td colspan="2">This field contains an index value which selects the VB state being defined.</td> </tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0,32]</td><td></td></tr> </table>	Format:	U6	This field contains an index value which selects the VB state being defined.		Value	Name	[0,32]			
Format:	U6											
This field contains an index value which selects the VB state being defined.												
Value	Name											
[0,32]												
	25	<p>L3 Bypass Disable</p> <table border="1"> <tr> <td>Format:</td> <td>Disable</td> </tr> <tr> <th colspan="2">Description</th></tr> <tr> <td colspan="2"> <p>When set, vertex data fetches from this vertex buffer are routed through the L3 caching logic and therefore that vertex data <u>may</u> be cached as read-only data in the L3 cache, as controlled by the Memory Object Control State (MOCS) value. Setting this bit simply opens the possibility of caching vertex data from this vertex buffer in the L3. It does not in itself enable the caching of vertex data from this vertex buffer in the L3 cache.</p> <p>When clear, vertex data reads from this vertex buffer bypass the L3 caching logic, therefore precluding the caching of that data in the L3 cache. If the vertex buffer data is cached in L3, the L3 cache must be flushed to maintain vertex buffer data coherency.</p> <p>When set, vertex data fetches from this vertex buffer are routed through the L3 and therefore that vertex data may be coherent with the L3 cache, as controlled by the Memory Object Control State (MOCS) value. I.e., if portions of the vertex buffer already reside in the L3 (e.g., were written or read by another L3 agent), reads from VF may hit in the L3 with the cached data returned to VF. If reads from VF miss in the L3 cache, the reads are directed to the next higher in the memory hierarchy, but the data returned is not placed in the L3 cache. The MOCS value must not be set to cache the data in L3.</p> <p>When clear, vertex data reads from this vertex buffer bypass the L3 logic, therefore precluding the coherency of that data in the L3 cache. If the vertex buffer data can be cached in L3, the L3 cache must first be flushed to maintain vertex buffer data coherency.</p> </td></tr> <tr> <th colspan="2">Programming Notes</th></tr> <tr> <td colspan="2"> <p>When enabling the caching of index,vertex data in the L3 RO Cache, SW shall utilize PIPE_CONTROL::L3ReadOnlyCacheInvalidationEnable to invalidate any L3-cached index,vertex data after any corresponding index,vertex memory buffer is modified by the CPU or GPU. SW shall also continue to utilize PIPE_CONTROL::VFCacheInvalidateEnable to invalidate the VF-local</p> </td></tr> </table>	Format:	Disable	Description		<p>When set, vertex data fetches from this vertex buffer are routed through the L3 caching logic and therefore that vertex data <u>may</u> be cached as read-only data in the L3 cache, as controlled by the Memory Object Control State (MOCS) value. Setting this bit simply opens the possibility of caching vertex data from this vertex buffer in the L3. It does not in itself enable the caching of vertex data from this vertex buffer in the L3 cache.</p> <p>When clear, vertex data reads from this vertex buffer bypass the L3 caching logic, therefore precluding the caching of that data in the L3 cache. If the vertex buffer data is cached in L3, the L3 cache must be flushed to maintain vertex buffer data coherency.</p> <p>When set, vertex data fetches from this vertex buffer are routed through the L3 and therefore that vertex data may be coherent with the L3 cache, as controlled by the Memory Object Control State (MOCS) value. I.e., if portions of the vertex buffer already reside in the L3 (e.g., were written or read by another L3 agent), reads from VF may hit in the L3 with the cached data returned to VF. If reads from VF miss in the L3 cache, the reads are directed to the next higher in the memory hierarchy, but the data returned is not placed in the L3 cache. The MOCS value must not be set to cache the data in L3.</p> <p>When clear, vertex data reads from this vertex buffer bypass the L3 logic, therefore precluding the coherency of that data in the L3 cache. If the vertex buffer data can be cached in L3, the L3 cache must first be flushed to maintain vertex buffer data coherency.</p>		Programming Notes		<p>When enabling the caching of index,vertex data in the L3 RO Cache, SW shall utilize PIPE_CONTROL::L3ReadOnlyCacheInvalidationEnable to invalidate any L3-cached index,vertex data after any corresponding index,vertex memory buffer is modified by the CPU or GPU. SW shall also continue to utilize PIPE_CONTROL::VFCacheInvalidateEnable to invalidate the VF-local</p>	
Format:	Disable											
Description												
<p>When set, vertex data fetches from this vertex buffer are routed through the L3 caching logic and therefore that vertex data <u>may</u> be cached as read-only data in the L3 cache, as controlled by the Memory Object Control State (MOCS) value. Setting this bit simply opens the possibility of caching vertex data from this vertex buffer in the L3. It does not in itself enable the caching of vertex data from this vertex buffer in the L3 cache.</p> <p>When clear, vertex data reads from this vertex buffer bypass the L3 caching logic, therefore precluding the caching of that data in the L3 cache. If the vertex buffer data is cached in L3, the L3 cache must be flushed to maintain vertex buffer data coherency.</p> <p>When set, vertex data fetches from this vertex buffer are routed through the L3 and therefore that vertex data may be coherent with the L3 cache, as controlled by the Memory Object Control State (MOCS) value. I.e., if portions of the vertex buffer already reside in the L3 (e.g., were written or read by another L3 agent), reads from VF may hit in the L3 with the cached data returned to VF. If reads from VF miss in the L3 cache, the reads are directed to the next higher in the memory hierarchy, but the data returned is not placed in the L3 cache. The MOCS value must not be set to cache the data in L3.</p> <p>When clear, vertex data reads from this vertex buffer bypass the L3 logic, therefore precluding the coherency of that data in the L3 cache. If the vertex buffer data can be cached in L3, the L3 cache must first be flushed to maintain vertex buffer data coherency.</p>												
Programming Notes												
<p>When enabling the caching of index,vertex data in the L3 RO Cache, SW shall utilize PIPE_CONTROL::L3ReadOnlyCacheInvalidationEnable to invalidate any L3-cached index,vertex data after any corresponding index,vertex memory buffer is modified by the CPU or GPU. SW shall also continue to utilize PIPE_CONTROL::VFCacheInvalidateEnable to invalidate the VF-local</p>												

VERTEX_BUFFER_STATE

		caches after such modifications, regardless of whether the L3 RO Cache contains cached index,vertex data.									
24:23	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
22:16	Memory Object Control State	<table border="1"> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this vertex buffer.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE							
Format:	MEMORY_OBJECT_CONTROL_STATE										
15	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
14	Address Modify Enable	<p>If set, the Buffer Starting Address field is used to update the state of this buffer. If clear, that field is ignored and the previously programmed value is maintained.</p> <table border="1"> <tr> <td>Programming Notes</td></tr> </table> <p>This bit must always be set to 1.</p>	Programming Notes								
Programming Notes											
13	Null Vertex Buffer	<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field enabled causes any fetch for vertex data to return 0.</p> <table border="1"> <tr> <td>Programming Notes</td></tr> </table> <p>VERTEX_BUFFER_STATE. Null Vertex Buffer must be set when the VERTEX_BUFFER_STATE. Buffer Size is 0x0.</p>	Format:	Enable	Programming Notes						
Format:	Enable										
Programming Notes											
12	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ					
Access:	RO										
Format:	MBZ										
11:0	Buffer Pitch	<table border="1"> <tr> <td>Format:</td><td>U12</td></tr> </table> <p>This field specifies the pitch in bytes of the structures accessed within the VB. This information is required in order to access elements in the VB via a structure index.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>[0,4095]</td><td></td><td>Bytes</td></tr> </tbody> </table> <table border="1"> <tr> <td>Programming Notes</td></tr> </table> <ul style="list-style-type: none"> • Different VERTEX_BUFFER_STATE structures can refer to the same memory region using different Buffer Pitch values. • See note on 64-bit float alignment in Buffer Starting Address. 	Format:	U12	Value	Name	Description	[0,4095]		Bytes	Programming Notes
Format:	U12										
Value	Name	Description									
[0,4095]		Bytes									
Programming Notes											

VERTEX_BUFFER_STATE

1..2	63:0	Buffer Starting Address				
		<table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[63:0]</td></tr> </table>	Format:	GraphicsAddress[63:0]		
Format:	GraphicsAddress[63:0]					
Description						
<p>This field contains the byte-aligned Graphics Address of the first element of interest within the VB. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer. If the Address ModifyEnable bit is clear, this field is ignored and the previous value of Buffer Starting Address for this buffer is maintained.</p> <p>GraphicsAddress [63:48] are ignored by the HW.</p>						
Programming Notes						
<ul style="list-style-type: none"> • 64-bit floating point values must be 64-bit aligned in memory, or UNPREDICTABLE data will be fetched. When accessing an element containing 64-bit floating point values, the Buffer Starting Address and Source Element Offset values must add to a 64-bit aligned address, and BufferPitch must be a multiple of 64-bits. • VBs can only be allocated in linear (not tiled) graphics memory. • As computed index values are, by definition, interpreted as unsigned values, there is no issue with accesses to locations before (lower address value) the start of the buffer. However, these wrapped indices are subject to Max Index checking (see below). 						
3	31:0	Buffer Size				
		<table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This field specifies the size of the buffer in bytes. Vertex element accesses which straddle or go past the end of the buffer will return 0's for all elements. Note that BufferSize=0 indicates that there is no valid data in the buffer.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0, FFFFFFFFh]</td><td></td></tr> </tbody> </table>	Format:	U32	Value	Name
Format:	U32					
Value	Name					
[0, FFFFFFFFh]						

VERTEX_ELEMENT_STATE

VERTEX_ELEMENT_STATE											
Source:	RenderCS										
Size (in bits):	64										
Default Value:	0x00000000, 0x00000000										
<p>This structure is used in 3DSTATE_VERTEX_ELEMENTS to set the state associated with a vertex element. A vertex element is defined as an entity supplying from one to four DWord vertex components, to be stored in the vertex URB entry.</p> <p>The number of supported vertex elements is 34.</p> <p>The VF function will use this state, and possibly the state of the associated vertex buffer, to fetch/generate the source vertex element data, perform any required format conversions, padding with zeros, and store the resulting destination vertex element data into the vertex URB entry.</p>											
Programming Notes											
<ul style="list-style-type: none"> The (new) 3DSTATE_VF_SGVS command is used to specify optional insertion of VertexID and/or InstanceID into the input vertex data, logically following the processing of the VERTEX_ELEMENT_STATE structures. The VFCOMP_STORE_VID/IID encodings are no longer available in VERTEX_ELEMENT_STATE. When SourceElementFormat is set to one of the *64*_PASSTHRU formats, 64-bit components are stored in the URB without any conversion. In this case, vertex elements must be written as 128 or 256 bits, with VFCOMP_STORE_0 being used to pad the output as required. E.g., if R64_PASSTHRU is used to copy a 64-bit Red component into the URB, Component 1 must be specified as VFCOMP_STORE_0 (with Components 2,3 set to VFCOMP_NOSTORE) in order to output a 128-bit vertex element, or Components 1-3 must be specified as VFCOMP_STORE_0 in order to output a 256-bit vertex element. Likewise, use of R64G64B64_PASSTHRU requires Component 3 to be specified as VFCOMP_STORE_0 in order to output a 256-bit vertex element. When SourceElementFormat is set to one of the *64*_PASSTHRU formats then VFCOMP_STORE_SRC must be used for every valid component. Any SourceElementFormat of *64*_PASSTHRU cannot be used with an element which has edge flag enabled. 											
<p>The SourceElementFormat needs to be a single-component format with an element which has edge flag enabled.</p> <p>Software shall not attempt to disable any components (via 3DSTATE_VF_COMPONENT_PACKING) for elements associated with 256-bit SURFACE_FORMATS.</p>											
DWord	Bit	Description									
0	31:26	Vertex Buffer Index <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; text-align: right;">U6</td></tr> <tr> <td colspan="2" style="padding: 2px;">This field specifies which vertex buffer the element is sourced from.</td></tr> <tr> <th style="background-color: #e0e0ff; text-align: center; padding: 2px;">Value</th><th style="background-color: #e0e0ff; text-align: center; padding: 2px;">Name</th></tr> <tr> <td style="padding: 2px; vertical-align: top;">[0,32]</td><td style="padding: 2px;">Up to 33 VBs are supported</td></tr> </table>		Format:	U6	This field specifies which vertex buffer the element is sourced from.		Value	Name	[0,32]	Up to 33 VBs are supported
Format:	U6										
This field specifies which vertex buffer the element is sourced from.											
Value	Name										
[0,32]	Up to 33 VBs are supported										

VERTEX_ELEMENT_STATE

Programming Notes															
It is possible for a vertex element to include only internally-generated data (VertexID, etc.), in which case the associated vertex buffer state is ignored.															
25	Valid	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Boolean</td></tr> <tr> <td colspan="2" style="text-align: center; padding: 5px;"> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th style="width: 80%;">Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td>TRUE</td><td>this vertex element is used in vertex assembly</td></tr> <tr> <td>0h</td><td>FALSE</td><td>this vertex element is not used.</td></tr> </tbody> </table> </td></tr> </table>	Format:	Boolean	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th style="width: 80%;">Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td>TRUE</td><td>this vertex element is used in vertex assembly</td></tr> <tr> <td>0h</td><td>FALSE</td><td>this vertex element is not used.</td></tr> </tbody> </table>		Value	Name	Description	1h	TRUE	this vertex element is used in vertex assembly	0h	FALSE	this vertex element is not used.
Format:	Boolean														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th style="width: 80%;">Description</th></tr> </thead> <tbody> <tr> <td>1h</td><td>TRUE</td><td>this vertex element is used in vertex assembly</td></tr> <tr> <td>0h</td><td>FALSE</td><td>this vertex element is not used.</td></tr> </tbody> </table>		Value	Name	Description	1h	TRUE	this vertex element is used in vertex assembly	0h	FALSE	this vertex element is not used.					
Value	Name	Description													
1h	TRUE	this vertex element is used in vertex assembly													
0h	FALSE	this vertex element is not used.													
24:16	Source Element Format	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px; color: red;">SURFACE_FORMAT</td></tr> <tr> <td colspan="2" style="padding: 5px;">Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter.</td></tr> <tr> <td colspan="2" style="padding: 5px;">Format: The encoding of this field is identical the Surface Format field of the SURFACE_STATE structure, as described in the Sampler chapter.</td></tr> <tr> <td colspan="2" style="padding: 5px;">This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP_STORE_SRC component control. (All other component types have an explicit format).</td></tr> </table>	Format:	SURFACE_FORMAT	Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter.		Format: The encoding of this field is identical the Surface Format field of the SURFACE_STATE structure, as described in the Sampler chapter.		This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP_STORE_SRC component control. (All other component types have an explicit format).						
Format:	SURFACE_FORMAT														
Range: Valid formats are found in the 3D Primitive Processing FormatConversion portion of the vertex fetch chapter.															
Format: The encoding of this field is identical the Surface Format field of the SURFACE_STATE structure, as described in the Sampler chapter.															
This field specifies the format in which the memory-resident source data for this particular vertex element is stored in the memory buffer. This only applies to elements stored with VFCOMP_STORE_SRC component control. (All other component types have an explicit format).															
15	Edge Flag Enable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">Enable</td></tr> <tr> <td colspan="2" style="padding: 5px;">When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is non-zero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering. Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED. <ul style="list-style-type: none"> • 3DPRIM_TRILIST* • 3DPRIM_POLYGON • 3DPRIM_QUADLIST </td></tr> <tr> <td colspan="2" style="padding: 5px;">If this bit is DISABLED for all valid VERTEX_ELEMENTS, the vertex will be assigned a default EdgeFlag of TRUE.</td></tr> <tr> <td colspan="3" style="text-align: center;">Programming Notes</td></tr> <tr> <td colspan="3"> <ul style="list-style-type: none"> • This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure. • When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP_NOSTORE. </td></tr> </table>	Format:	Enable	When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is non-zero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering. Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED. <ul style="list-style-type: none"> • 3DPRIM_TRILIST* • 3DPRIM_POLYGON • 3DPRIM_QUADLIST 		If this bit is DISABLED for all valid VERTEX_ELEMENTS, the vertex will be assigned a default EdgeFlag of TRUE.		Programming Notes			<ul style="list-style-type: none"> • This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure. • When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP_NOSTORE. 			
Format:	Enable														
When ENABLED, the source element is interpreted as an EdgeFlag for the vertex. If the source element is zero, the EdgeFlag will be set to FALSE. If the source element is non-zero, the EdgeFlag will be set to TRUE. The EdgeFlag bit will travel down the fixed function pipeline along with the vertex handle, etc. and not be stored in the vertex data like the other vertex elements. Refer to the fixed function descriptions for how this EdgeFlag affects rendering. Edge flags are supported for the following primitive topology types only, otherwise EdgeFlagEnable must not be ENABLED. <ul style="list-style-type: none"> • 3DPRIM_TRILIST* • 3DPRIM_POLYGON • 3DPRIM_QUADLIST 															
If this bit is DISABLED for all valid VERTEX_ELEMENTS, the vertex will be assigned a default EdgeFlag of TRUE.															
Programming Notes															
<ul style="list-style-type: none"> • This bit must only be ENABLED on the last valid VERTEX_ELEMENT structure. • When set, Component 0 Control must be set to VFCOMP_STORE_SRC, and Component 1-3 Control must be set to VFCOMP_NOSTORE. 															

VERTEX_ELEMENT_STATE

	14:12	Reserved	Access:	RO
			Format:	MBZ
	11:0	Source Element Offset	Format:	U12
		Byte offset of the source vertex element data in the structures comprising the vertex buffer.		
			Value	Name
			[0,2047]	
			Programming Notes	
			See note on 64-bit float alignment in Buffer Starting Address.	
1	31	Reserved	Access:	RO
			Format:	MBZ
	30:28	Component 0 Control	Format:	3D_Vertex_Component_Control
		Refer to the 3D_Vertex_Component_Control table below		
	27	Reserved	Access:	RO
			Format:	MBZ
	26:24	Component 1 Control	Format:	3D_Vertex_Component_Control
		Refer to the 3D_Vertex_Component_Control table below		
	23	Reserved	Access:	RO
			Format:	MBZ
	22:20	Component 2 Control	Format:	3D_Vertex_Component_Control
		Refer to the 3D_Vertex_Component_Control table below		
	19	Reserved	Access:	RO
			Format:	MBZ
	18:16	Component 3 Control	Format:	3D_Vertex_Component_Control
		Refer to the 3D_Vertex_Component_Control table below		

VERTEX_ELEMENT_STATE

	15:0	Reserved	
		Access:	RO
		Format:	MBZ

Vertical Line Stride Override Message Descriptor Control Field

MDC_VLSO - Vertical Line Stride Override Message Descriptor Control Field

Size (in bits):	3					
Default Value:	0x00000000					
DWord	Bit	Description				
0	2	Vertical Line Stride Override <table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> <tr> <td colspan="2">If set, override the Vertical Line Stride and Vertical Line Stride Offset fields in the surface state with the fields below.</td></tr> </table>	Format:	Enable	If set, override the Vertical Line Stride and Vertical Line Stride Offset fields in the surface state with the fields below.	
	Format:	Enable				
	If set, override the Vertical Line Stride and Vertical Line Stride Offset fields in the surface state with the fields below.					
1	Vertical Line Stride <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> <tr> <td colspan="2">Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.</td></tr> </table>	Format:	U1	Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.		
Format:	U1					
Specifies number of lines (0 or 1) to skip between logically adjacent lines - provides support of interleaved (field) surfaces as textures.						
0	Vertical Line Stride Offset <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> <tr> <td colspan="2">Specifies the offset of the initial line from the beginning of the buffer. Ignored when Override VerticalLine Stride is 0.</td></tr> </table>	Format:	U1	Specifies the offset of the initial line from the beginning of the buffer. Ignored when Override VerticalLine Stride is 0.		
Format:	U1					
Specifies the offset of the initial line from the beginning of the buffer. Ignored when Override VerticalLine Stride is 0.						

VF_PREEMPT(Body)

VF_PREEMPT(Body)		
DWord	Bit	Description
0	31:0	INDEX_OPCODE_DATA00 Format: U32
1	31:0	INDEX_OPCODE_DATA01 Format: U32
2	31:0	INDEX_OPCODE_DATA10 Format: U32
3	31:0	INDEX_OPCODE_DATA11 Format: U32
4	31:0	TOKPROC_CULL_COUNT0 Format: U32
5	31:0	TOKPROC_CULL_COUNT1 Format: U32
6	31:0	TOKPROC_PID_COUNT0 Format: U32
7	31:0	TOKPROC_PID_COUNT1 Format: U32
8	31:0	TOKPROC_CULL_VERTEX Format: U32
9	31:0	TOKPROC_PID_OBJECT Format: U32
10	31:0	TOKPROC_DUMMY_OBJECT Format: U32
11	31:0	TOKPROC_CL_PTR Format: U32
12	31:0	TOKPROC_CL_MISC Format: U32
13	31:0	TOKPROC_STG1_DATA

VF_PREEMPT(Body)

		Format:	U32
14	31:0	TOKPROC_STG1_VERTEX_COUNT	
		Format:	U32
15	31:0	TOKPROC_STG1_OBJECT_COUNT	
		Format:	U32
16	31:0	TOKPROC_STG1_VALID	
		Format:	U32
17	31:0	TOKPROC_STG0_INSTANCE_COUNT	
		Format:	U32
18	31:0	TOKPROC_STG0_VERTEX_COUNT	
		Format:	U32
19	31:0	TOKPROC_STG0_COUNT	
		Format:	U32
20	31:0	TOKPROC_STG0_VALID	
		Format:	U32
21	31:0	TOKIN_DATA0	
		Format:	U32
22	31:0	TOKIN_DATA1	
		Format:	U32
23	31:0	TOKIN_DATA2	
		Format:	U32
24	31:0	TOKIN_DATA3	
		Format:	U32

VideoDecoder Interrupt Vector

VIDEODECODER_INTR_VEC - VideoDecoder Interrupt Vector						
DWord	Bit	Description				
0	15	<p>Catastrophic Error This interrupt signals that a unrecoverable error (for e.g encountered fault when accessing a page mapped in Global GTT) during the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context</p>				
	14:12	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	<p>VCS Wait On Semaphore Exec-List Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful and when "Inhibit Synchronous Context Switch" is set. Scheduler can use this interrupt to preempt the context waiting on semaphore wait.Ring Buffer Scheduling: Set when MI_SEMAPHORE_WAIT command is un-successful.</p>				
	10	<p>Reserved</p> <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	9	CS TR Invalid Tile Detection				
	8	<p>VCS Context Switch Interrupt Set when a context switch has just occurred. Execlist Enable bit needs to be set for this interrupt to occur.</p>				
	7	<p>Legacy Context Per Process Page Fault Interrupt Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy context PP GTT Page Fault.</p>				
	6	<p>VCS Watchdog Counter Expired Set when the VCS timeout counter has reached the timeout thresh-hold value.</p>				
	5	Reserved				
	4	<p>VCS MI Flush DW Notify The Pipe Control packet (Fences) specified in 3D pipeline document may optionally generate an Interrupt. The Store QW associated with a fence is completed ahead of the interrupt.</p>				
	3	<p>VCS Error Interrupt When this status bit is set, it indicates that the hardware has detected an error. It is set by the device upon an error condition and cleared by a CPU write of a one to the appropriate bit contained in the Error ID register followed by a write of a one to this bit in the IIR. Further information on the source of the error comes from the "Error Status Register" which along with the "Error Mask Register" determine which error conditions will cause the error status bit to be set and the interrupt to occur.</p>				

VIDEODECODER_INTR_VEC - VideoDecoder Interrupt Vector

		Page Table Error: Indicates a page table error. Instruction Parser Error: The Blitter Instruction Parser encounters an error while parsing an instruction.				
2:1	Reserved	<table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
0	VCS1 MI User Interrupt	This status bit is set when an MI_USER_INTERRUPT instruction is executed on the Video Command Parser. Note that instruction execution is not halted and proceeds normally. A mechanism such as an MI_STORE_DATA instruction is required to associate a particular meaning to a user interrupt.				

VideoEnhancement Interrupt Vector

VIDEOENHANCE_INTR_VEC - VideoEnhancement Interrupt Vector						
DWord	Bit	Description				
0	15	Catastrophic Error This interrupt signals that a unrecoverable error (for e.g. encountered fault when accessing a page mapped in Global GTT) during the engine processing. When Memory interface signals this error, the Command Streamer will stop parsing any more instructions. Scheduler is expected to reset the engine to evict the context				
	14:12	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	11	VECS Wait On Semaphore				
	10	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	9	CS TR Invalid Tile Detection				
	8	VECS Context Switch Interrupt				
	7	Legacy Context Per Process Page Fault Interrupt Fault interrupt is generated by GA fabric, not by the CS This interrupt is for handling Legacy context PPTGTT Page Fault.				
	6	VECS Watchdog Counter Expired				
	5	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	4	VECS MI Flush DW Notify				
	3	VECS Error Interrupt				
	2:1	Reserved <table border="1"> <tr> <td>Access:</td> <td>RO</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
	0	VECS MI User Interrupt				

VP8 Encoder StreamOut Format

VP8 Encoder StreamOut Format		
DWord	Bit	Description
0	31:24	MbY Format: U8
	23:16	MbX Format: U8
	15:8	MbClock16 Format: U8
	7:3	Reserved Access: RO Format: MBZ
	2	MbRcFlag Format: U1
	1	MBLevelInterMBConformanceFlag Format: U1
	0	MBLevelIntraMBConformanceFlag Format: U1
	31:29	Reserved Access: RO Format: MBZ
1	28:16	MB_Residual_BitCount Format: U13
	15:13	Reserved Access: RO Format: MBZ
	12:0	MB_Total_BitCount Format: U13
	31:25	Reserved Access: RO Format: MBZ
2	24:0	Cbp Format: U25

VP8 Encoder StreamOut Format

3	31	Reserved	
		Access:	RO
	Format:		MBZ
	30	LastMbFlag	
		Format:	U1
	29	IntraMBFlag	
		Format:	U1
	28:24	MBType5Bits	
		Format:	U5
	23:19	Reserved	
		Access:	RO
	Format:		MBZ
	18	QindexClampHigh	
		Format:	U1
	17	QindexClampLow	
		Format:	U1
	16	CoeffClampStatus	
		Format:	U1
	15:0	Reserved	
		Access:	RO
		Format:	MBZ

WDBoxOAIInterrupt Vector

WDOA_INTR_VEC - WDBoxOAIInterrupt Vector		
DWord	Bit	Description
0	15:13	Reserved
		Access:
		Format:
	12	Performance Monitoring Buffer Half-Full Interrupt For internal trigger (timer event based) reporting, this interrupt is generated if the report buffer crosses the half full limit.
	11:8	Reserved
		Access:
		Format:
	7:6	Reserved
		Access:
		Format:
	5	WDBox 2 Status Interrupt
	4	WDBox 2 End of Frame Interrupt
	3:2	Reserved
		Access:
		Format:
	1	WDBox 1 Status Interrupt
	0	WDBox 1 End of Frame Interrupt

WD Interrupt Bit Definition

WD Interrupt Bit Definition		
DWord	Bit	Description
0	15:8	Reserved
		Access:
		Format:
	7	WD_Frame_Complete This event occurs when WD capture fully completes a frame.
	6	WD_GTT_Fault This event occurs when a GTT fault is detected.
	5	WD_Vblank This event occurs at the start of the WD internal vertical blank.
	4	Unused_Int_4 These interrupts are currently unused.
	3	WD_Capturing This event occurs when WD capture starts to capture pixels.
	2	WD_Writes_Complete This event occurs when WD capture data writes complete for the current frame, before the data has been flushed to memory. WD Frame Complete should be used to find when the captured data can be accessed.
	1	Unused_Int_1 These interrupts are currently unused.
	0	Unused_Int_0 These interrupts are currently unused.

Word Data Payload Register

MDCR_W - Word Data Payload Register						
DWord	Bit	Description				
0	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	Word0 <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Specifies the slot 0 data in this payload register</p>	Format:	U16			
Format:	U16					
1	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	Word1 <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Specifies the slot 1 data in this payload register</p>	Format:	U16			
Format:	U16					
2	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	Word2 <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Specifies the slot 2 data in this payload register</p>	Format:	U16			
Format:	U16					
3	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	Word3 <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Specifies the slot 3 data in this payload register</p>	Format:	U16			
Format:	U16					
4	31:16	Reserved <table border="1"> <tr> <td>Access:</td><td>RO</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Access:	RO	Format:	MBZ
Access:	RO					
Format:	MBZ					
15:0	Word4 <table border="1"> <tr> <td>Format:</td><td>U16</td></tr> </table> <p>Specifies the slot 4 data in this payload register</p>	Format:	U16			
Format:	U16					

MDCR_W - Word Data Payload Register

5	31:16	Reserved
		Access: RO Format: MBZ
6	31:16	Word5
		Format: U16 Specifies the slot 5 data in this payload register
7	31:16	Reserved
		Access: RO Format: MBZ
	15:0	Word6
		Format: U16 Specifies the slot 6 data in this payload register
	15:0	Word7
		Format: U16 Specifies the slot 7 data in this payload register

Word SIMD8 Atomic Operation CMPWR Message Data Payload

MDP_AOP8_W2 - Word SIMD8 Atomic Operation CMPWR Message Data Payload				
DWord	Bit	Description		
0.0-0.7	255:0	Src0 <table border="1"> <tr> <td>Format:</td> <td>MDCR_W</td> </tr> </table> Specifies the Slot [7:0] Source 0 data	Format:	MDCR_W
Format:	MDCR_W			
1.0-1.7	255:0	Src1 <table border="1"> <tr> <td>Format:</td> <td>MDCR_W</td> </tr> </table> Specifies the Slot [7:0] Source 1 data	Format:	MDCR_W
Format:	MDCR_W			



Word SIMD8 Data Payload

MDP_W SIMD8 - Word SIMD8 Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Data[7:0] Format: MDCR_W Specifies the Slot [7:0] data

Word SIMD16 Atomic Operation CMPWR Message Data Payload

MDP_AOP16_W2 - Word SIMD16 Atomic Operation CMPWR Message Data Payload				
Size (in bits): 1024				
DWord	Bit	Description		
0.0-0.7	255:0	Src0[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_W</td> </tr> </table> <p>Specifies the Source 0 data for Slot [7:0]</p>	Format:	MDCR_W
Format:	MDCR_W			
1.0-1.7	255:0	Src0[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDCR_W</td> </tr> </table> <p>Specifies the Source 0 data for Slot [15:8]</p>	Format:	MDCR_W
Format:	MDCR_W			
2.0-2.7	255:0	Src1[7:0] <table border="1"> <tr> <td>Format:</td> <td>MDCR_W</td> </tr> </table> <p>Specifies the Source 1 data for Slot [7:0]</p>	Format:	MDCR_W
Format:	MDCR_W			
3.0-3.7	255:0	Src1[15:8] <table border="1"> <tr> <td>Format:</td> <td>MDCR_W</td> </tr> </table> <p>Specifies the Source 1 data for Slot [15:8]</p>	Format:	MDCR_W
Format:	MDCR_W			



Word SIMD16 Data Payload

MDP_W SIMD16 - Word SIMD16 Data Payload		
DWord	Bit	Description
0.0-0.7	255:0	Data[7:0] Format: MDCR_W Specifies the Slot [7:0] data
1.0-1.7	255:0	Data[15:8] Format: MDCR_W Specifies the Slot [15:8] data