

32-bit Processor Design

Zaman Ishtiyag | 15CS01043 | Autumn Semester 2017

Contents

- Overall Architecture
- Instruction Format
- Instruction Set
- Components of Processor
- Running an Example

Overall Architecture

1. General purpose registers	32
2. Clock cycles per instruction	4
3. Instructions	8
4. Memory	R.A.M (18-bit Address & 32-bit Data)
5. Special Registers	RA, RB, RC, RZ, RY

Instruction Format

OOO AAAAA BBBBB XXXXXXXXXXXXXXXXXXXX

OOO	OP-CODE
AAAAA	RA
BBBBB	RB
XXXXXXXXXXXXXXXXXXXXX	IMMEDIATE

Instruction Set

OP-Code	Instruction	RTN
000	LOAD RA, RB, IMMEDIATE	$RB \leftarrow [RA] + IMMEDIATE$
001	STORE* RA, RB, IMMEDIATE	$[RB] \leftarrow [RA] + IMMEDIATE$
010	MOV RA, RB	$RB \leftarrow [RA]$
011	JUMP RA, RB, IMMEDIATE	$PC \leftarrow IMMEDIATE$
100	ADD RA, RB	$RB \leftarrow [RA] + [RB]$
101	SUBTRACT RA, RB	$RB \leftarrow [RA] - [RB]$
110	MULTIPLY RA, RB	$RB \leftarrow [RA] * [RB]$
111	DIVIDE RA, RB	$RB \leftarrow [RA] / [RB]$


* STORE can only write to the RAM so the IMMEDIATE value should be of the form

1XXXXXXXXXXXXXXXXXXXX as Chip-Select has to select RAM otherwise it will try to write on to the ROM and it will have no effect.

Components of the Processor

Following are the components along with their figures:


1. Processor Pipeline:



3. Fetch Unit:




4. Instruction Register and Instruction Decoder:




5. ALU:

Supports Addition, Subtraction, Multiplication and Division.




6. ROM-RAM:

We write our programs on ROM. ROM and RAM are selected based on Chip Select which changes on different operations.




8. Register File (Internal Circuit):



9.

10.

9. **Reset Button** Resets Everything except ROM.



Running an Example

Let us perform the following example:

Initially:

- Press the RED
- Change the Register Values in RF to:


R0: 1 R1: 3 R2: 7 R3: 6 R4: 2 R5: 1 R6: 2

- Let's Load the ROM with the following values:

00000 : 46280000
00001 : 80080000
00002 : a3200000
00003 : c3280000
00004 : e5080000
00005 : 0008000a
00006 : 202c0000
00007 : 6000000f
00008 : 00000000
.
.
.
0000b : 00000011
.
.
.
0000f : 80080000
00010 : 80080000




When Executed following happens:

Initially the RF looks like :





1. 46280000 in binary is 01000110001010000000000000000000
i.e. MOV R6, R5



- Stage – 1: Fetch to IR



- Stage – 2: RA gets value from R6





- Stage – 3: RA gets value from R6




RA's value passes unchanged through ALU to RZ

- Stage – 4: RY gets value from RZ




- **Stage – 5: R5 gets value from RZ**



Values Now:

R0: 1 R1: 3 R2: 7 R3: 6 R4: 2 R5: 2 R6: 2

And PC is incremented to next instruction :



2. 80080000 in binary is 100 0000 00001 00000000000000000000
i.e. ADD R0, R1 or $R1 \leftarrow [R0] + [R1]$

- **Stage – 1: Fetch to IR**

Similar to above


- **Stage – 2: RA, RB get their values from RF**

- **Stage – 3: ALU performs addition**

- **Stage – 4: RY gets value from RZ**

- **Stage -5: R1 gets value from RY and PC++**

i.e. $R1 \leftarrow 1 + 3 (=4)$




Values Now:

R0: 1 R1: 4 R2: 7 R3: 6 R4: 2 R5: 2 R6: 2

3. a3200000 in binary is 101 00011 00010 00000000000000000000
i.e. SUB R3, R4 or $R4 \leftarrow [R3] - [R4]$

- Stage – 1: Fetch to IR
- Stage – 2: RA, RB get their values from RF
- Stage – 3: ALU performs Subtraction
- Stage – 4: RY gets value from RZ
- Stage -5: R4 gets value from RY and PC++

i.e. $R4 \leftarrow 6 - 2 (=4)$




Values Now:

R0: 1 R1: 4 R2: 7 R3: 6 R4: 4 R5: 2 R6: 2

4. c3280000 in binary is 110 00011 00101 00000000000000000000
i.e. MUL R3, R5 or $R5 \leftarrow [R3] * [R5]$

- Stage – 1: Fetch to IR
- Stage – 2: RA, RB get their values from RF
- Stage – 3: ALU performs Multiplication
- Stage – 4: RY gets value from RZ
- Stage -5: R5 gets value from RY and PC++

i.e. $R5 \leftarrow 6 * 2 (=12)$




Values Now:

R0: 1 R1: 4 R2: 7 R3: 6 R4: 4 R5: 12 R6: 2

5. e5080000 in binary is 111 00101 00001 00000000000000000000
i.e. DIVIDE R5, R1 or $R1 \leftarrow [R5] / [R1]$

- Stage – 1: Fetch to IR
- Stage – 2: RA, RB get their values from RF
- Stage – 3: ALU performs Division
- Stage – 4: RY gets value from RZ
- Stage -5: R1 gets value from RY and PC++

i.e. $R5 \leftarrow 12 / 4 (=3)$




Values Now:


R0: 1 R1: 3 R2: 7 R3: 6 R4: 4 R5: 12 R6: 2

6. 0008000a in binary is 000 00000 00001 00000000000000001010
i.e. LOAD R0, R1, #10 or $R1 \leftarrow [[R0] + 10]$

- Stage – 1: Fetch to IR
- Stage – 2: RA get their values from RF, RB gets IMMEDIATE value
- Stage – 3: ALU performs Addition, RY gets the address to be read from
- Stage – 4: RY gets value from the ROM/RAM at address in RY
- Stage -5: R0 gets value from RY and PC++



i.e. $R0 \leftarrow [[1 + 10]]$ which is 0000b location on ROM and the value there is 000000011, therefore $R0 \leftarrow 00000011$ or 17







Values Now

R0: 1 R1: 17 R2: 7 R3: 6 R4: 4 R5: 12 R6: 2



7. 202c0000 in binary is 001 00000 00010 10000000000000000000
i.e. STORE R0, R5, #0 or $[R0] + 0 \leftarrow [R5]$ i.e. RAM gets written at this location by [R5]

- Stage – 1: Fetch to IR
- Stage – 2: RA get their values from RF, RB gets IMMEDIATE value
- Stage – 3: ALU performs Addition, RY gets the address to be write onto, RM gets value of R5
- Stage – 4: Value of RM is written on the address in RY
- Stage -5: PC++



8. 6000000f in binary is 011 00000 00000 00000000000000001111
i.e. JUMP IMMEDIATE or $PC \leftarrow \text{location } 0000f \text{ on ROM}$

- Stage – 1: Fetch to IR
- Stage – 2: -
- Stage – 3: MUX-PCSet is Enabled and IMMEDIATE is Selected
- Stage – 4: PC gets value of IMMEDIATE
- Stage -5: PC++



Now the further instructions are executed from this point onwards.