

# 32-bit Processor Design

Zaman Ishtiyaq | 15CS01043 | Autumn Semester 2017

**Contents** 

Overall Architecture
Instruction Format
Instruction Set
Components of Processor
Running an Example

# **Overall Architecture**

General purpose registers	32
2. Clock cycles per instruction	4
3. Instructions	8
4. Memory	R.A.M (18-bit Address &32-bit Data)
5. Special Registers	RA, RB, RC, RZ, RY

# **Instruction Format**

### OOO AAAAA BBBBB XXXXXXXXXXXXXXXXXXXXXX

000	OP-CODE
AAAAA	RA
BBBBB	RB
XXXXXXXXXXXXXXXXXX	IMMEDIATE

## **Instruction Set**

OP-Code	Instruction	RTN
000	LOAD RA, RB, IMMEDIATE	RB ← [ [RA]+IMMEDIATE ]
001	STORE* RA, RB, IMMEDIATE	[RB] ← [ [RA] +IMMEDIATE]
010	MOV RA, RB	RB ← [RA]
011	JUMP RA, RB, IMMEDIATE	PC ← IMMEDIATE
100	ADD RA, RB	RB <b>←</b> [RA] + [RB]
101	SUBTRACT RA, RB	RB ← [RA] - [RB]
110	MULTIPLY RA, RB	RB ← [RA] * [RB]
111	DIVIDE RA, RB	RB ← [RA] / [RB]


<sup>\*</sup> STORE can only write to the RAM so the IMMEDTIATE value should be of the form

**1**XXXXXXXXXXXXXXXXXX as Chip-Select has to select RAM otherwise it will try to write on to the ROM and it will have no effect.


# Components of the Processor

Following are the components along with their figures:

## 1. Processor Pipeline:




### 2. Control Unit




### 3. Fetch Unit:

Fetch Unit increments the PC or jumps to a new address (Immediate Value) when JUMP command is given.




## 4. Instruction Register and Instruction Decoder:




### 5. <u>ALU</u>:

Supports Addition, Subtraction, Multiplication and Division.




#### 6. ROM-RAM:


We write our programs on ROM. ROM and RAM are selected based on Chip Select which changes on different operations.



## 8. Register File (Internal Circuit):



9. **Reset Button** Resets Everything except ROM.



# Running an Example

Let us perform the following example:

#### Initially:

- a. Press the RED
- b. Change the Register Values in RF to:

**R0**: 1 **R1**: 3 **R2**: 7 **R3**: 6 **R4**: 2 **R5**: 1 **R6**: 2

c. Let's Load the ROM with the following values:

00000: 46280000 00001: 80080000 00002: a3200000 00003: c3280000 00004: e5080000 00005: 0008000a 00006: 202c0000 00007: 60000000

.


0000b: 00000011

.


oooof: 80080000 00010: 80080000


## When Executed following happens:


## Initially the RF looks like:




- 1. 46280000 in binary is i.e. MOV R6, R5
- Stage 1: Fetch to IR










Stage – 2: RA gets value from R6






• Stage – 3: RA gets value from R6







RA's value passes unchanged through ALU to RZ

Stage – 4: RY gets value from RZ






#### Stage - 5: R5 gets value from RZ



#### And PC is incremented to next instruction:




- 100 00000 00001 00000000000000000000 2. 80080000 in binary is i.e. ADD R0, R1 or R1  $\leftarrow$  [R0] + [R1]
  - Stage 1: Fetch to IR

Similar to above

- Stage 2: RA, RB get their values from RF
- Stage 3: ALU performs addition
- Stage 4: RY gets value from RZ
- Stage -5: R1 gets value from RY and PC++

i.e.  $R_1 \leftarrow 1 + 3 (=4)$ 



**R0**: 1 R1: 4 **R2**: 7

**R3**: 6

**R4**: 2

**R5**: 2

R6: 2

Clear-RA


Clear-RB


En-MUX-B

Select-MUX-B

- - Stage 1: Fetch to IR
  - Stage 2: RA, RB get their values from RF
  - Stage 3: ALU performs Subtraction
  - Stage 4: RY gets value from RZ
  - Stage -5: R4 gets value from RY and PC++


i.e.  $R_4 \leftarrow 6 - 2 (=4)$ 





R0: 1 R1: 4 R2: 7 R3: 6 R4: 4 R5: 2 R6: 2


- - Stage 1: Fetch to IR
  - Stage 2: RA, RB get their values from RF
  - Stage 3: ALU performs Multiplication
  - Stage 4: RY gets value from RZ
  - Stage -5: R5 gets value from RY and PC++




Select-MUX-B

- - Stage 1: Fetch to IR
  - Stage 2: RA, RB get their values from RF
  - Stage 3: ALU performs Division
  - Stage 4: RY gets value from RZ
  - Stage -5: R1 gets value from RY and PC++

i.e. R5  $\leftarrow$  12 / 4 (=3)







R0: 1 R1: 3 R2: 7 R3: 6 R4: 4 R5: 12 R6: 2


- 6. 0008000a in binary is 000 00000 00001 000000000000001010 i.e. LOAD R0, R1, #10 or R1  $\leftarrow$  [ [R0] + 10 ]
  - Stage 1: Fetch to IR
  - Stage 2: RA get their values from RF, RB gets IMMEDIATE value
  - Stage 3: ALU performs Addition, RY gets the address to be read from
- Stage 4: RY gets value from the ROM/RAM at address in RY
- Stage -5: R0 gets value from RY and PC++

i.e. Ro  $\leftarrow$  [ [1 + 10] ] which is oooob location on ROM and the value there is 000000011, therefore Ro <- 00000011 or 17



- - Stage 1: Fetch to IR
  - Stage 2: RA get their values from RF, RB gets IMMEDIATE value
  - Stage 3: ALU performs Addition, RY gets the address to be write onto, RM gets value of R5
  - Stage 4: Value of RM is written on the address in RY
  - Stage -5: PC++





Address


00000000 00000000 00000000


00001100

Out-RAM

Clock Cear-Ram
LoadWrite-Ram

- - Stage 1: Fetch to IR
  - Stage 2: -
  - Stage 3: MUX-PCSet is Enabled and IMMEDIATE is Selected
  - Stage 4: PC gets value of IMMEDIATE
  - Stage -5: PC++





Now the further instructions are executed from this point onwards.