[dvsd_wt3206m]

Specification Sheet for 8-bit Modified Wallace-Tree

Multiplier

An Application for a Wallace Tree Multiplier(dvsd_wt3206m)

RISC V CPU Core





fig. Execution pipeline for RISC V12



Components:

- CMOS AND Gate
- CMOS XOR-XNOR Gate
- CMOS 2-input Multiplexer
- Half Adder
- Full Adder
- 3:2 Compressor
- 4:2 Compressor
- 5:2 Compressor
- 16-bit adder(Kogge Stone adder)
- 8-bit Modified Wallace Tree Multiplier

SPECIFICATIONS

At Ta = +25C and VDD = 3VDC

| Parameter | min | typ | max | units |
|-----------|-----|-----------------|-----|-------|
| Input | | | | 16 |
| a[7:0] | 0 | 1.8 | VDD | mV |
| b[7:0] | 0 | 1.8 | VDD | mV |
| Output | | | | 100 |
| z[15:0] | 0 | 1.8 | VDD | mV |
| | | | | 100 |
| vref | 1.8 | | VDD | mV |
| gnd | | 0 | | mV |
| | | * | | 100 |
| delay | | 7.168(expected) | | ns |
| error | | 0.1 | | mV |

Complexity(Normal Wallace Tree)

Full Adders : 38 Half Adders : 15 Total Gates : 402