# A BiCMOS Dynamic Multiplier Using Wallace Tree Reduction Architecture and 1.5-V Full-Swing BiCMOS Dynamic Logic Circuit

J. B. Kuo, K. W. Su, and J. H. Lou

Abstract—This brief presents a BiCMOS dynamic multiplier, which is free from race- and charge-sharing problems, using Wallace tree reduction architecture and 1.5-V full-swing BiCMOS dynamic logic circuit. Based on a  $1-\mu m$  BiCMOS technology, a 1.5-V  $8\times 8$  multiplier designed, shows a  $2.3\times$  improvement in speed as compared to the CMOS static one.

### I. INTRODUCTION

IGH-SPEED multipliers are usually realized by parallel architectures [1], where Wallace reduction structure [1], [2] and carry look-ahead circuit have been used to enhance the speed performance. In a high-speed parallel multiplier using Wallace tree reduction structure, the most important building cells are the full adder circuit and the carry look-ahead circuit. Although CMOS dynamic technique [2], [3] can provide a speed advantage over the static one for implementing serial adders, it is not suitable for realizing the full adder circuit for parallel multipliers using Wallace tree reduction structure due to race problems [3]. Currently, BiCMOS static logic circuits have been proved to be helpful for realizing high-speed VLSI systems [4]. In fact, BiCMOS dynamic logic circuits can also be very helpful for implementing high-speed digital systems. Recently, a BiCMOS dynamic carry look-ahead circuit, which is built by cascading BiCMOS dynamic logic gates without race problems, has been reported [5]-[8]. However, it is for 5-V operation. For advanced BiCMOS technologies, scaling power supplies are unavoidable [9], [10]. For a deep subhalf-micron BiCMOS technology, a 1.5-V supply is necessary. Recently, a 1.5-V BiCMOS static logic circuit [11] has been reported. In this brief, a 1.5-V BiCMOS dynamic multiplier using Wallace tree reduction techniques and 1.5-V full-swing BiCMOS dynamic logic circuit without race- and chargesharing problems is described. In the following sections, the BiCMOS dynamic full adder circuit and carry look-ahead circuit based on the 1.5-V full-swing BiCMOS dynamic logic circuit techniques is described first, followed by the 8 × 8 multiplier circuit and discussion.

# II. THE 1.5-V BICMOS DYNAMIC FULL-ADDER AND CLA CIRCUIT

Fig. 1(a) and (b) shows the 1.5-V BiCMOS dynamic full adder and CLA circuit. As shown in Fig. 1(a), the BiCMOS dynamic full adder circuit is composed of cascading two noninverting BiCMOS dynamic logic cells [12]–[14] for 1.5-V operation. The first BiCMOS dynamic logic cell is used to implement the  $\overline{carry}$  signal (carry = AB + BC + AC),

Manuscript received December 10, 1993; revised February 23, 1995. The authors are with the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan 106-17. IEEE Log Number 9413017.

and the second cell is used to realize the sum signal (sum =  $\overline{carry}(A+B+C)+ABC$ ). As in a dynamic BiCMOS digital circuit [12]–[14], during the precharge period, the clock signal (CK) is low, and the outputs of two cells are charged to high, and the bipolar devices are turned off by MN1 and MN2, which are controlled by CMOS NAND1 and NAND2. The function of the NAND's gate as shown in Fig. 1(a) and (b) is discharging the base of the BJT and disconnecting the plogic-tree from the power supply after the output is pulled down.

In addition, MP1 and MP2 are off at this time. During the logic evaluation period, the CK is high. During the initial period of the logic evaluation period, MP1 and MP12 are on, and MN1 and MN2 are off. If at least any two of the three  $(\overline{A_i}, \overline{B_i}, \overline{C_i})$  inputs are low, the  $\overline{carry}$  signal is pulled low by the pull-down bipolar transistor. Then, the sum signal will be pulled down only when all of the three signals  $A_i, B_i, C_i$  are low or when the  $\overline{carry}$  signal is low and at least one of the three signals  $A_i, B_i, C_i$  is low. Using the noninverting BiCMOS logic circuits, the full adder can be used in the high-speed parallel multiplier with Wallace reduction structure without race problems. Furthermore, in order to avoid charge-sharing problems [15], MP7, MP14, and MP19 have been used.

In a dynamic logic circuit, charge sharing [15] can be a serious problem. Consider the first logic circuit  $(\overline{C_i})$  in the following situation: In a period,  $\overline{A_i}$  and  $\overline{B_i}$  are low, and  $\overline{C_{i-1}}$ is high. During the precharge period, the voltage at node X1 is pulled high to 1.5 V, and the bipolar device is off since the base is pulled down to ground. In the logic evaluation period,  $\overline{A_i}$  and  $\overline{B_i}$  switch from low to high, and  $\overline{C_{i-1}}$  turns low. During this period, the bipolar device is supposed to maintain the off condition. However, due to the parasitic capacitance at node X1, the base voltage may not be 0 V any more. This is called charge sharing, which is often a problem when the cascoding input path is long. Here, using MP7 to set the voltage at X1 to 0.7 V during each period, charge sharing has been avoided. In the full adder circuit, only the nodes with a large parasitic capacitance are equipped with the "chargesharing prevention" transistors-MP7, MP14, and MP19. In nodes with a small parasitic capacitance, for example at node X2, it is not necessary.

Fig. 1(b) shows the BiCMOS dynamic carry look-ahead circuit. The function of the carry look-ahead circuit is

$$C_i = G_i + C_{i-1} \cdot P_i$$
, for  $i = 1 \sim n$ 

where n is the bit number.  $G_i$  and  $P_i$  are the generate and propagate signals  $(G_i = X_i \cdot Y_i, P_i = X_i \oplus Y_i)$  produced from two inputs  $(X_i, Y_i)$  to the half adder. In the carry look-ahead




Fig. 1. (a) The 1.5-V full-swing BiCMOS dynamic full adder circuit. (b) The 1.5-V full-swing BiCMOS dynamic carry look-ahead circuit.

circuit, each bit carry signal  $(C_i)$  is high if the generate signal  $(G_i)$  is high or if the propagate signal  $(P_i)$  is high and the carry signal of the previous bit  $(C_{i-1})$  is high.


Fig. 2(a) shows the propagation delay versus the power supply voltage of the full adder circuit and the carry lookahead circuit using the BiCMOS dynamic and CMOS static techniques. The design is based on a 1  $\mu$ m-BiCMOS technology, where it has a gate oxide thickness of 180 Å, a threshold voltage of  $\pm 0.7$  V, and a bipolar device with a unity gain frequency of 8 GHz. The aspect ratios of all NMOS and PMOS devices used are 36  $\mu$ m/1  $\mu$ m and 64  $\mu$ m/1  $\mu$ m, respectively. (Note that the aspect ratio of CMOS devices is not a dominant factor in determining the switching speed of the BiCMOS circuit. The most important factor in determining the speed performance of the BiCMOS circuit is the bipolar device.) In the study, an output load of 0.2 pf has been assumed. For a power supply voltage of 5 V, the speed advantage of the CLA and the full-adder using BiCMOS dynamic circuit is  $5.3 \times$  and  $2.8 \times$ , respectively. For a power supply voltage of 1.5 V, the speed advantage of the CLA and the fulladder using BiCMOS is  $3.5 \times$  and  $1.7 \times$ , respectively. Fig. 2(b) shows the propagation delay versus the load of the full adder circuit and the carry look-ahead circuit using the BiCMOS

dynamic and CMOS static techniques. As shown in Fig. 1(b), the propagation delay of the BiCMOS dynamic circuits is less sensitive to the load due to the driving power of the BJT. Compared to the CMOS logic circuit, the BiCMOS dynamic logic circuit only has a slightly higher ac power dissipation. The consistent higher speed advantage of the BiCMOS dynamic full adder is very important for realizing parallel multipliers using Wallace tree reduction architecture.

As in a pipelined system, cascading dynamic logic gates may have serious race problems [8]. In the BiCMOS dynamic logic gate circuit with the BiPMOS pull-down structure, no race problems exist since the BiPMOS pull-down structure functions as a noninverting buffer.

### III. THE BICMOS DYNAMIC MULTIPLIER

High-speed parallel multipliers with Wallace tree reduction structure have been realized by CMOS static circuits [2], but they suffer from the speed penalty as a result of complex routing, long wiring, and irregular layout of the architecture [2]. Due to race problems, CMOS dynamic circuits are not suitable for building high-speed parallel multipliers with Wallace tree reduction structure. In fact, the BiCMOS






Fig. 2. Propagation delay of the full adder and the carry look-ahead using the 1.5-V full-swing BiCMOS dynamic logic circuit technique versus (a) the supply voltage. (b) load.




Fig. 3. Block diagram of the 8 × 8 parallel multiplier using Wallace tree reduction architecture with 1.5-V BiCMOS dynamic full adders and carry look-ahead circuit.

dynamic circuits are appropriate for implementing Wallace tree reduction architecture with complicated wiring. In order to show the versatilities of the BiCMOS dynamic full adder circuit for constructing parallel multipliers with Wallace tree reduction structure, an  $8\times 8$  parallel multipliers as shown in Fig. 3 has been designed.

Fig. 4 shows the transient waveforms at  $P_{15}$  and  $X_6$  of the critical path via FA12, FA26, FA35, FA43, and the CLA as shown in Fig. 3. As shown in Fig. 4, a full swing of 1.5 V has been obtained. Note that as the CK signal turns high, the node voltage exceeds 1.5 V, which is due to the clock feedthrough over the  $C_{gd}$  of the precharge PMOS devices. In addition, the node voltage may go below 0 V, which is the result of the effect of the  $C_{bc}$  of the bipolar device. Fig. 5 shows the propagation delay of the critical path versus the supply voltage

in the  $8\times8$  parallel multiplier using Wallace tree reduction architecture, and the 1.5-V full-swing BiCMOS dynamic logic circuit. As shown in this figure, at a power supply voltage of 5 V, the speed advantage of the BiCMOS dynamic multiplier is  $3.67\times$ . At a supply of 1.5 V, the speed advantage is  $2.26\times$ .

# IV. DISCUSSION

The performance of the BiCMOS dynamic logic gate described above has also been compared to a CMOS dynamic logic gate [16], [17] as shown in Fig. 6. Fig. 7 shows the switching time versus the output load of the 1.5-V CMOS dynamic logic circuit and the 1.5-V BiCMOS dynamic logic circuit. For the CMOS circuit, the switching time is proportional to the load capacitance. On the other hand, the switching time of the BiCMOS circuit is relatively independent of its




Fig. 4. Transient waveform at  $P_{15}$  and  $X_6$  of the critical path via FA12, FA26, FA35, FA43, and the CLA.




Fig. 5. Propagation delay of the critical path versus the supply voltage in the  $8\times 8$  parallel multiplier using Wallace tree reduction architecture and the 1.5-V full-swing BiCMOS dynamic logic circuit.




Fig. 6. (a) The 1.5-V CMOS dynamic logic circuit. (b) The 1.5-V BiCMOS dynamic logic circuit.

load. With an output load of 0.2 pf, the improvement is  $3 \times$ . For a load of 1 pf, the improvement is around  $4\times$ . The improvement in the switching speed of the BiCMOS dynamic circuit over the CMOS circuit is attributed to the enhanced pull-down capability from the bipolar device.

For deep submicron CMOS technology using 1.5-V supply voltage, threshold voltages are difficult to design. Using the 1.5-V BiCMOS dynamic logic circuit, the problems associated with the threshold voltage can be reduced owing to the bipolar device. Fig. 8 shows the switching time versus the absolute




Fig. 7. Switching time of the 1.5-V CMOS dynamic logic circuit and 1.5-V BiCMOS dynamic logic circuit versus the load capacitance.




Fig. 8. The switching time versus the absolute value of the threshold voltage of the CMOS device of the 1.5-V dynamic logic circuit using CMOS and BiCMOS with an output load of 0.2 pf and 0.05 pf.

value of the threshold voltage of the CMOS device of the 1.5-V dynamic logic circuit using CMOS and BiCMOS with an output load of 0.2 and 0.05 pf. As shown in Fig. 8, the switching time of the CMOS circuit is proportional to the magnitude of its threshold voltage. A large magnitude in the threshold voltage leads to a long switching time as a result of the reduced current drive. On the other hand, the BiCMOS circuit is relatively insensitive to the magnitude of the threshold voltage regardless of the load capacitance.

## V. CONCLUSION

This brief presents a BiCMOS dynamic multiplier, which is free from race- and charge-sharing problems, using Wallace tree reduction architecture and 1.5-V full-swing BiCMOS dynamic logic circuit. A 1.5-V 8  $\times$  8 multiplier, which is designed based on a 1  $\mu m$  BiCMOS technology, shows a 2.3  $\times$  improvement in speed as compared to the CMOS static one.

#### ACKNOWLEDGMENT

The authors would like to thank S. S. Chen and C. S. Chiang for their help during the initial phase of this project.

# REFERENCES

 S. Waser et al., "Introduction to arithmetic for digital systems designers," HRW. 1982.

- [2] D. G. Crawley and G. A. J. Amaratunga, "8 × 8 bit pipelined dadda multiplier in CMOS," *IEE Proc. G*, no. 6, pp. 231–240, Dec. 1988.
  [3] N. F. Goncalves and H. J. DeMan, "NORA: A racefree dynamic CMOS
- technique for pipeline logic structures," IEEE J. Solid-State Circuits, vol. SC-18, no. 3, pp. 261-266, June 1983.
- [4] M. Kubo, I. Masuda, K. Miyata, and K. Ogiue, "Perspective on BiCMOS VLSI's," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 5-11, Feb.
- [5] J. B. Kuo, H. J. Liao, and H. P. Chen, "BiCMOS dynamic manchester carry look ahead circuit for high speed arithmetic unit VLSI," Electron.
- Lett., vol. 28, no. 5, p. 476, 1992.
  [6] H. P. Chen, H. J. Liao, and J. B. Kuo, "BiCMOS dynamic full adder circuit for high-speed parallel multipliers," Electron. Lett., vol. 28, no.
- 12, pp. 1124–1126, June 1992. [7] J. B. Kuo, H. J. Liao, and H. P. Chen, "A BiCMOS dynamic carry look ahead circuit with carry skip for high speed CPU VLSI," *IEEE Trans. Circuits Syst.*, vol. 39, no. 12, Dec. 1992.
- \_, "A BiCMOS dynamic carry look-ahead adder circuit for VLSI implementation of high speed arithmetic unit," IEEE J. Solid-State Circuits, vol. 28, no. 3, Mar. 1993, pp. 375–378.
  [9] D. L. Harame, E. F. Crabbe, J. D. Cressler, J. H. Comfort, and J.
- Y. C. Sunj, "A high performance epitaxial SiGe-base ECL BiCMOS technology," in *Dig. IEDM*, 1992, pp. 19–22.
- [10] T. M. Liu, G. M. Chin, D. Y. Jeon, M. D. Morris, V. D. Archer, H. H. Kim, M. Cerullo, K. F. Lee, J. M. Sung, T. Y. Chiu, A. M. Voshchenkov, and R. G. Swartz, "A half-micron super self-aligned

- BiCMOS technology for high speed applications," in Dig. IEDM, 1992,
- pp. 23–26. M. Hiraki, K. Yano, M. Minami, K. Sato, N. Matsuzaki, A. Watanabe, T. Nishida, K. Sasaki, and K. Seki, "A 1.5 V full-swing BiCMOS logic circuit," IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1568-1573, Nov. 1992.
- J. B. Kuo, S. S. Chen, C. S. Chiang, K. W. Su, and J. H. Lou, "A 1.5 V BiCMOS dynamic logic circuit using a 'BiPMOS pull-down' structure for VLSI implementation of full adders," IEEE Trans. Circuits Syst.,
- vol. 41, no. 4, pp. 329–332, Apr. 1994. [13] J. B. Kuo, K. W. Su, J. H. Lou, S. S. Chen, and C. S. Chiang, "A 1.5 V full-swing BiCMOS dynamic logic gate circuit suitable for VLSI using low-voltage BiCMOS technology," IEEE J. Solid-State Circuits,
- vol. 30, no. 1, pp. 68-72, Jan. 1995. C. S. Chiang and J. B. Kuo, "An analytical transient model for a 1.5 V BiCMOS dynamic logic circuit for low-voltage deep submicron BiCMOS VLSI," IEEE Trans. Electron Devices, vol. 42, no. 3 pp. 549-554, Mar. 1995.
- [15] J. A. Pretorius, A. S. Shubat, and C. A. T. Salama, "Charge redistribution and noise margins in domino CMOS logic," IEEE Trans. Circuits Syst., vol. 33, no. 8, pp. 786-793, Aug. 1986.

  J. Yuang and C. Sevensson, "High-speed CMOS circuit techniques,"
- IEEE J. Solid-State Circuits, vol. 24, no. 1, p. 62, Feb. 1989. R. H. Krembec, C. M. Lee, and H. S. Law, "High-speed compact circuits with CMOS," IEEE J. Solid-State Circuits, vol. 17, pp. 614-619, June