PAPER • OPEN ACCESS

Design of an Energy Efficient 4-2 Compressor

To cite this article: Manish Kumar and Jonali Nath 2017 IOP Conf. Ser.: Mater. Sci. Eng. 225 012136

View the article online for updates and enhancements.

Related content

- Performance Analysis Comparison of 4-2 <u>Compressors in 180nm CMOS</u>
 <u>Technology</u>
 Manish Kumar and Jonali Nath
- Working principle of new multi-chamber rotary compressor
 M Lin, Y D Lim and K T Ooi
- Compressor map prediction tool Arjun Ravi, Lukasz Sznajder and Ian Bennett



Fundamentals of Electrochemistry: Basic Theory and Kinetic Methods Instructed by: **Dr. James Noël** Sun, Sept 19 & Mon, Sept 20 at 12h–15h ET

Register early and save!



IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136

Design of an Energy Efficient 4-2 Compressor

Manish Kumar¹ and Jonali Nath²

¹Department of Electronics & Communication Engineering, MMMUT, Gorakhpur, India ²Department of Electronics & Communication Engineering, NERIST, Nirjuli, India

Abstract: In this paper an energy efficient 4-2 compressor is designed by utilizing only 36 transistors. The architecture of this new compressor consists of 8 transistors (8T) Exclusive-OR-Exclusive-NOR (XOR-XNOR) module and multiplexer based on transmission gate logic. The 8T XOR-XNOR module not only offers high speed, full voltage swing at outputs but also consumes less power. Simulations are done by using Cadence Virtuoso Tool in 180nm CMOS technology. The performance parameters, viz. maximum output delay, average power dissipation and power-delay-product (PDP) are varied from 920.1ps to 211.4ps, 11.85 μ W to 123.4 μ W and 10.90fJ to 26.09fJ respectively with a variation of supply voltage from 1V to 3V. Further a comparison of the performance parameters of the proposed compressor is performed with a number of the existing 4-2 compressors at 1.8V supply. Simulation results depict that the proposed compressor attains improvement in terms of speed, power and PDP.

Keywords: Compressor, high speed, low power, XOR-XNOR module.

1. INTRODUCTION

The popularity and demand of high speed electronic systems are continuously increasing day by day. Hence the development of a fast and efficient system design has been a subject of interest of VLSI design engineers over decades. A processing element called compressor is widely used in high speed system. Therefore the popularity and demand of high speed compressors are rapidly increasing in many parts of a digital system, especially in digital signal processors, digital filters, general purpose microprocessors, three dimensional (3-D) graphics applications, motion estimation accelerators etc [1]-[3].

In the multiplication process compressors are introduced for the reduction of the number of operands when partial products are added [4]. A multiplication process comprises three stages namely generation of partial product, reduction of partial product and computation of final product [5]. The second stage affects the performance of the multiplier regarding power dissipation and speed. For the improvement of the performance of multiplier high speed and low power compressors are employed in this stage [2], [6]-[7]. VLSI designers have designed various types of 3-2, 4-2, 4-3, 5-2, 5-3, 6-3, 7-2, 7-3 etc compressors [8]-[10]. The regular interconnection and simple structure make the 4-2 compressor suitable for rapid digital computational circuits.

In this paper a less power consuming and highly energy efficient 4-2 compressor is presented. A description about the existing architectures and designs of 4-2 compressor is presented in the

Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136

Section 2. In the Section 3 the operation of 8 transistors (8T) Exclusive-OR-Exclusive-NOR (XOR-XNOR) module and the design of the proposed 4-2 compressor are described. The Section 4 discusses the results simulation and finally the paper is concluded by the Section 5.

2. 4-2 COMPRESSOR

A 4-2 compressor is a combinatory device which compresses four partial products into two partial products. The block diagram of a 4-2 compressor is shown in Fig. 1(a). It accepts five inputs namely M1, M2, M3, M4 and Cin; and generates three outputs, viz. Sum, Carry and Cout. The input Cin is the




Fig.1. (a) Block diagram (b) Full adder based configuration of 4-2 compressor.

output coming from a compressor in preceding lower significant stage and the output Cout is the input to a compressor in the consecutive higher significant stage. M1, M2, M3, M4, Cin and Sum are weighted equally as i; and Carry is weighted one binary bit order higher i.e. i+1. An important property of compressor is that Cout is independent of Cin which makes it superior to the full adder. A 4-2 compressor implemented with two serially joined full adders is presented in Fig. 1(b). This implementation involves a critical path delay of four XOR gates. A 4-2 compressor has to comply with the basic equation:

$$M1 + M2 + M3 + M4 + Cin = Sum + 2 * (Carry + Cout)$$
 (1)

In literature various designs have been described to implement the 4-2 compressor [8]-[13]. Fig. 2 shows two architectures which are commonly used to implement 4-2 compressors [8], [11]. The former one consists of XOR gates and multiplexers (MUX). It involves a critical path delay of three XOR gates. The later one is the modified architecture of the former one which consists of XOR-XNOR modules and MUXs. It involves a critical path delay of a XOR-XNOR module plus two MUXs. These architectures are implemented based on the following equations:

$$Sum = M1 \oplus M2 \oplus M3 \oplus M4 \oplus Cin$$
 (2)

$$Cout = (M1 \oplus M2) * M3 + \overline{(M1 \oplus M2)} * M1$$
(3)

$$Carry = (M \oplus M2 \oplus M3 \oplus M4) * Cin + (M1 \oplus M2 \oplus M3 \oplus M4) * M4$$
(4)

IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136




Fig.2. (a) Architecture using XOR gate (b) Architecture using XOR-XNOR module.




Fig.3. CMOS implementation of a 4-2 Compressor.

Fig. 3 shows a 4-2 compressor designed with CMOS logic style. It consumes more power, covers more area and offers more delay as more number transistors are used [11], [12].

A fully Double Pass-Transistor Logic (DPL) multiplexer based 4-2 compressor is presented in [9]. This high speed compressor is designed with the first architecture. The XOR gates are replaced by DPL XOR-XNOR modules which generate XOR and XNOR signals simultaneously. The XOR and XNOR signals are linked to the select and complement of select inputs of multiplexer respectively. This eliminates the demand of inverter for select inputs of multiplexer. But the power consumed by the compressor is more as input inverters are required for DPL XOR-XNOR modules which increase the switching activity.

Another 4-2 compressor is designed in [11] by employing the architecture in Fig. 2(b) where CMOS logic is used for XOR-XNOR_{1,2} modules and MUX_{1,3,4}. For MUX₂ transmission gate logic style is used which heightens the speed of the compressor. The power consumption is also decreased as MUXs don't require extra inverter for select inputs.

IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136

The 4-2 compressor presented in [12] uses the 10T XOR-XNOR module and the transmission version of MUX. The power consumption is more due to presence of inverters at of MUX. Although XOR and XNOR signals are available these are not properly utilized in succeeding stage.

A new 8T XOR-XNOR module is proposed in [13] and by using the same a less power consuming 4-2 compressor is designed. Also the compressor covers small area as less number of transistors is used.

3. PROPOSED 4-2 COMPRESSOR

In this section a new design of a 4-2 compressor with two 8T XOR-XNOR modules and four MUXs based on transmission gate logic is described. A new 6T inverter based XNOR gate is proposed in [14]. This XNOR gate not only provides high speed with full voltage swing at output but also consumes less power. For XOR operation an inverter is need to be added at output of XNOR gate. Hence total eight transistors are used to implement the XOR-XNOR module which is shown in Fig. 4(a). In this XOR-




Fig.4. (a) 8T XOR-XNOR module (b) Transmission gate MUX.

XNOR module, the inverter consisting of MP1 and MN1 transistors generates the complement of input Y. The output of this inverter controls the second inverter consisting of transistors MP2 and MN2. This second inverter nearly generates the XNOR function of X and Y with a problem of voltage degradation for the combinations X=0, Y=1 and X=Y=1 [15]. To avoid the problem two level restoring pass transistors MP3 and MN3 are used. In this module when inputs X=Y=0, the transistors MP1 and MP2 are turned on and output (XNOR) is at logic high level. When inputs X=0 and Y=1, transistors MP2, MP3, MN1 and MN3are turned on and a logic low is passed to the output node. Again for inputs X=1 and Y=0, transistors MP1 and MN2 are turned on and output node shows a logic low. Finally when inputs X=Y=1, transistors MP3, MN1, MN2 and MN3 are turned on and output is at logic high level. A MUX implemented with transmission gate logic is shown in Fig. 4(b). In this design only Sum generator (MUX₃) uses an inverter to generate the signal (\overline{S}) which is the complement of its select input. Both the outputs of XOR-XNOR modules are fed to the select inputs of the Cout generator (MUX₁) and MUX₂. Also the output and its complement form of MUX₂ are linked to the Carry generator (MUX₄). In this way inverters are eliminated which reduces the critical path delay of the compressor and hence the number of transistor counts. For the reduction of power consumption the transistors of the inverter are appropriately sized and also the speed of the compressor is heightened by sizing the transistors of transmission gate logic style MUXs equally [14]. In Fig. 4 the widths of the transistors are shown inside the brackets. The complete circuit diagram of the new proposed 4-2 compressor is shown in Fig. 5.

IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136




Fig.5. Circuit diagram of proposed 4-2 compressor.

4. PERFORMANCE ANALYSIS OF THE PROPOSED 4-2 COMPRESSOR

The simulations are done by using Cadence Virtuoso Tool in 180nm CMOS technology. The performance parameters of the proposed compressor are listed in Table I for the supply voltage ranges from 1V to 3V. The results show that the maximum output delay, average power consumption and power-delay-product (PDP) are varied from 920.1ps to211.4ps, 11.85 μ W to 123.4 μ W and 10.90fJ to 26.09fJ respectively. The transient response of the proposed compressor is shown in Fig. 6. The waveform for power consumption is also shown in Fig. 7.

Table I. Performance parameters of 4-2 compressors with variation of supply voltage

Supply Voltage (V)	Maximum Output Delay (ps)	Average Power Consumption (µW)	PDP (fJ)
1.0	920.1	11.85	10.90
1.2	635.2	17.43	11.07
1.4	476.0	24.01	11.42
1.6	380.5	31.74	12.08
1.8	321.9	40.71	13.10
2.0	285.0	51.02	14.54
2.2	260.2	62.64	16.30
2.4	242.4	75.62	18.33
2.6	229.6	90.19	20.70
2.8	219.4	105.9	23.23
3.0	211.4	123.4	26.09

IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136




Fig. 6. Transient response of the proposed compressor.





Fig. 7. Waveform of power consumption of the proposed 4-2 compressor.

Table II shows the comparison of maximum output delay, average power consumption and PDP of the proposed 4-2 compressor with the existing compressors at supply voltage of 1.8V with an operating frequency of 100MHz. The proposed compressor uses only 36 transistors so the average power consumption of the compressor is minimal among all the 4-2 compressors listed in the table. It is the fastest design among all except the compressor presented in [9]. Hence the new design attains a significant improvement in PDP. Fig. 8 shows the variation of performance parameters of compressors at different supplies.

Table II. Comparison of performance parameters of 4-2 compressors with 1.8V supply

Compressor Designs	Maximum Output Delay (ps)	Average Power Consumption (µW)	PDP (fJ)	Number of Transistors Used
Conventional	486.3	81.43	39.59	72
Reference[9]	234.6	80.77	18.95	58
Reference[11]	473.9	70.91	33.60	62
Reference[12]	397.1	77.82	30.90	60
Reference[13]	396.2	54.76	21.67	40
Proposed	321.9	40.71	13.10	36

IOP Conf. Series: Materials Science and Engineering 225 (2017) 012136 doi:10.1088/1757-899X/225/1/012136






Fig. 8. (a) Comparison of Maximum Output Delay (ps) of 4-2 compressors.

Fig. 8. (b) Comparison of Average Power Consumption (μW) of 4-2 compressors.




Fig. 8. (c) Comparison of PDP (fJ) of 4-2 compressors

5. CONCLUSION

A new high speed, low power and energy efficient 4-2 compressor is designed in this paper. Speed, power and PDP of the proposed compressor are calculated for the supply varying from 1V to 3V. With 36 transistors the proposed design significantly attains improvement in terms of power consumption and speed. Further the performance of the new compressor is compared with a number of presently available compressors reported in literature. Simulation results describe that at supply voltage of 1.8V the average power consumed by the proposed compressor is $40.71\mu W$ and the maximum output delay is 321.9ps. Hence PDP is 13.10fJ which is the lowest among all.

REFERENCES

- [1] J. Gu and C-H. Chang, "Ultra low voltage, low power 4-2 compressor for high speed multiplications," Proceedings of the International Symposium on Circuits and Systems (ISCAS), vol. 5, pp. V-321, 2003.
- [2] G. Goto, et al., "A 4.1-ns compact 54× 54-b multiplier utilizing sign-select Booth encoders," IEEE Journal of Solid-State Circuits, vol. 32, pp. 1676-1682, 1997.

- [3] H. Kaul, et al., "A 320 mv 56 w 411 gops/watt ultra-low voltage motion estimation accelerator in 65 nm cmos," IEEE Journal of Solid-State Circuits, vol. 44, pp. 107-114, 2009.
- [4] P. Mokrian, G. M. Howard, G. Jullien and M. Ahmadi, "On the use of 4: 2 compressors for partial product reduction," IEEE Canadian Conference on Electrical and Computer Engineering (CCECE), vol. 1, pp. 121-124, 2003.
- [5] C. F. Law, S. S. Rofail and K. S. Yeo, "Low-power circuit implementation for partial-product addition using pass-transistor logic," in Circuits, Devices and Systems, IEE Proceedings, vol. 146.3, pp. 124-129, 1999.
- [6] J. Mori, et al., "A 10 ns 54× 54 b parallel structured full array multiplier with 0.5 m CMOS technology," IEEE Journal of Solid-State Circuits, vol. 26, pp. 600-606, 1991.
- [7] M. Dorojevets, A. K. Kasperek, N. Yoshikawa and A. Fujimaki, "20-GHz 8 x 8-bit parallel carry-save pipelined RSFQ multiplier," IEEE Transactions on Applied Superconductivity, vol. 23, pp. 1300104-1300108, 2013.
- [8] K. Prasad and K. K. Parhi, "Low-power 4-2 and 5-2 compressors," 35th Asilomar Conference on Signals, Systems and Computers, vol. 1, pp. 129-133, 2001.
- [9] C-H. Chang, J. Gu and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Transactions on Circuits and Systems I, vol. 51, pp. 1985-1997, 2004.
- [10] R. Nirlakalla, T. S. Rao and T. J. Prasad, "Performance evaluation of high speed compressors for high speed multipliers," Serbian Journal of Electrical Engineering vol. 8, pp. 293-306, 2011.
- [11] S. Veeramachaneni, M. K. Krishna, L. Avinash, S. R. Puppala and M.B. Srinivas, "Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors," 20th International Conference on VLSI Design. Held jointly with 6th International Conference on Embedded Systems, pp. 324-329, 2007.
- [12] J. Tonfat and R. Reis, "Low power 3–2 and 4–2 adder compressors implemented using ASTRAN," 3rd IEEE Latin American Symposium on Circuit and Systems (LASCAS), pp. 1-4, 2012.
- [13] S. Kumar and M. Kumar, "4-2 Compressor design with New XOR-XNOR Module," 4th International Conference on Advanced Computing & Communication Technologies (ACCT), pp. 106-111, 2014.
- [14] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar and A. Dandapat, "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, pp. 2001-2008, 2015.
- [15] H. Lee and G. E. Sobelman, "New low-voltage circuits for XOR and XNOR," IEEE Proceedings, Southeastcon, pp. 225-229, 1997.

Corrigendum: Design of an Energy Efficient 4-2 Compressor

IOP Conference Series: Materials Science and Engineering 225 (2017) 012136

Manish Kumar¹ and Jonali Nath²

¹Department of Electronics & Communication Engineering, MMMUT, Gorakhpur, India

²Department of Electronics & Communication Engineering, NERIST, Nirjuli, India

Email: er.manish.k@gmail.com

Description of corrigendum e,g,

Page 1:

In the author list, the following author order appears:

Manish Kumar¹ and Jonali Nath²

¹Department of Electronics & Communication Engineering, MMMUT, Gorakhpur, India

This should read:

Jonali Nath¹ and Manish Kumar²

¹Department of Electronics & Communication Engineering, NERIST, Nirjuli, India

²Department of Electronics & Communication Engineering, NERIST, Nirjuli, India

²Department of Electronics & Communication Engineering, MMMUT, Gorakhpur, India