```
{\tt EXTENDS}\ Integers
```

```
 \begin{array}{c} \text{CONSTANTS} \ \textit{Processes}, \\ \textit{Signals}, \\ \textit{WorkingSet} \end{array}
```

The number of processes (threads actually) that can communicate.  $^*\$  The set of names of signal that can be sent by any thread.  $^*\$  Values that can be assigned at any working step  $^*\$ 

```
this is a comment containing the PlusCal code ***
--algorithm LZ{
 The only new variable is a set of locks
variables Locks = [p \in Signals \mapsto 0],
            ProcValues = [p \in Processes \mapsto 0],
            ProcStates = [p \in Processes \mapsto "working"],
            SigStates = [s \in Signals \mapsto "idle"],
            SigStorage = [s \in Signals \mapsto 0];
            ProcSignals = [s \in Processes \mapsto 0];
process ( p \in Processes )
     First, we decide to work or do some signal exchange
    i1: either
           goto w1;
        \mathbf{or}
           goto c1;
     Work: change the process value
    w1: \mathbf{with} \ (\ i \in \mathit{WorkingSet}\ ) \ \{
              ProcValues[self] := i;
          } ;
         goto i1;
     Choose a signal before doing anything.
    c1: with ( s \in Signals ) {
             ProcSignals[self] := s;
         };
        goto c2;
     Then send or receive a signal
    c2: either
             goto f1;
        \mathbf{or}
             goto s1;
    Here we come to receive a signal. The first action in the case is flagging
```

```
f1: await Locks[ProcSignals[self]] = 0;
    Locks[ProcSignals[self]] := 1;
    goto f2;
Change both the signal state and process state. Note, the we will prove that it is a mutual
exclusive section later.
f2: \mathbf{if} \ (\ \mathit{SigStates}[\mathit{ProcSignals}[\mathit{self}]] = "idle"\ )\ \{
         SigStates[ProcSignals[self]] := "waiting";
         ProcStates[self] := "ready";
         goto f3;
     }
    else {
          Here we stop because the algorithm is intended for a model checker and
          not for a normal execution. This is the semantics of the "assume" statement.
        await FALSE;
     };
 Release the lock and proceed to the signal receiving.
f3: Locks[ProcSignals[self]] := 0;
    goto r1;
 Now we again do locking and become ready to getting values.
r1: await Locks[ProcSignals[self]] = 0;
    Locks[ProcSignals[self]] := 1;
    goto r2;
 Receive values.
r2: \mathbf{if} \ (\ \mathit{SigStates}[\mathit{ProcSignals}[\mathit{self}]] = "\mathsf{set}" \ ) \ \{
         ProcValues[self] := SigStorage[ProcSignals[self]];
         SigStates[ProcSignals[self]] := "idle";
         ProcStates[self] := "working";
         goto r5;
    else {
          Here we stop because the algorithm is intended for a model checker and
          not for a normal execution. This is the semantics of the "assume" statement.
        await FALSE;
     } ;
 Release the lock and go to the initial process state.
r5: Locks[ProcSignals[self]] := 0;
    goto i1;
 This action is sending one.
s1: await Locks[ProcSignals[self]] = 0;
    Locks[ProcSignals[self]] := 1;
    goto s2;
```

```
Send values
    s2: if (SigStates[ProcSignals[self]] = "waiting") {
               SigStorage[ProcSignals[self]] := ProcValues[self];
               SigStates[ProcSignals[self]] := "set";
              ProcStates[self] := "working";
              goto s5;
          }
         else {
               Here we stop because the algorithm is intended for a model checker and
               not for a normal execution. This is the semantics of the "assume" statement.
             await FALSE;
          };
      Release the lock and then go to the very beginning.
    s5: Locks[ProcSignals[self]] := 0;
         goto i1;
 }
 }
                                                                 ******
         this ends the comment containg the pluscal code
 BEGIN TRANSLATION
VARIABLES Locks, ProcValues, ProcStates, SigStates, SigStorage, ProcSignals,
vars \triangleq \langle Locks, Proc Values, Proc States, SigStates, SigStorage, Proc Signals,
ProcSet \stackrel{\Delta}{=} (Processes)
Init \stackrel{\triangle}{=} Global variables
          \land Locks = [p \in Signals \mapsto 0]
          \land ProcValues = [p \in Processes \mapsto 0]
          \land ProcStates = [p \in Processes \mapsto "working"]
          \land SigStates = [s \in Signals \mapsto "idle"]
          \land SigStorage = [s \in Signals \mapsto 0]
          \land ProcSignals = [s \in Processes \mapsto 0]
          \land pc = [self \in ProcSet \mapsto "i1"]
i1(self) \stackrel{\triangle}{=} \wedge pc[self] = "i1"
                \land \lor \land pc' = [pc \text{ EXCEPT } ! [self] = \text{``w1''}]
                   \lor \land pc' = [pc \text{ EXCEPT } ! [self] = \text{``c1''}]
                ∧ UNCHANGED ⟨Locks, ProcValues, ProcStates, SigStates,
                                     SigStorage, ProcSignals \rangle
w1(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{``w1''}
                \land \exists i \in WorkingSet :
```

```
ProcValues' = [ProcValues \ EXCEPT \ ![self] = i]
                 \land pc' = [pc \text{ EXCEPT } ![self] = "i1"]
                 ∧ UNCHANGED ⟨Locks, ProcStates, SigStates, SigStorage,
                                      ProcSignals
c1(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{``c1''}
                 \land \exists s \in Signals :
                      ProcSignals' = [ProcSignals \ EXCEPT \ ![self] = s]
                 \land pc' = [pc \text{ EXCEPT } ! [self] = \text{``c2''}]
                 \land UNCHANGED \langle Locks, ProcValues, ProcStates, SigStates,
                                      SigStorage \rangle
c2(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{``c2''}
                \land \lor \land pc' = [pc \text{ EXCEPT } ![self] = "f1"]
                    \lor \land pc' = [pc \text{ EXCEPT } ! [self] = "s1"]
                 \land UNCHANGED \langle Locks, ProcValues, ProcStates, SigStates,
                                      SigStorage, ProcSignals
f1(self) \stackrel{\triangle}{=} \wedge pc[self] = "f1"
                \land Locks[ProcSignals[self]] = 0
                 \land Locks' = [Locks \ EXCEPT \ ![ProcSignals[self]] = 1]
                 \land pc' = [pc \text{ EXCEPT } ![self] = "f2"]
                 ∧ UNCHANGED ⟨ProcValues, ProcStates, SigStates, SigStorage,
                                      ProcSignals
f2(self) \stackrel{\Delta}{=} \wedge pc[self] = "f2"
                 \land IF SigStates[ProcSignals[self]] = "idle"
                        THEN \land SigStates' = [SigStates \ \text{EXCEPT} \ ![ProcSignals[self]] = "waiting"]
                                 \land ProcStates' = [ProcStates \ EXCEPT \ ![self] = "ready"]
                                 \land pc' = [pc \text{ EXCEPT } ![self] = "f3"]
                        ELSE ∧ FALSE
                                 \land pc' = [pc \text{ EXCEPT } ![self] = "f3"]
                                 \land UNCHANGED \langle ProcStates, SigStates \rangle
                 \land UNCHANGED \langle Locks, Proc Values, SigStorage, Proc Signals <math>\rangle
f3(self) \stackrel{\triangle}{=} \wedge pc[self] = "f3"
                 \land Locks' = [Locks \ EXCEPT \ ![ProcSignals[self]] = 0]
                 \land pc' = [pc \text{ EXCEPT } ! [self] = "r1"]
                 \land UNCHANGED \langle ProcValues, ProcStates, SigStates, SigStorage,
                                      ProcSignals
r1(self) \stackrel{\Delta}{=} \wedge pc[self] = "r1"
                \land Locks[ProcSignals[self]] = 0
                 \land Locks' = [Locks \ EXCEPT \ ![ProcSignals[self]] = 1]
                 \land pc' = [pc \text{ EXCEPT } ! [self] = \text{"r2"}]
                 ∧ UNCHANGED ⟨ProcValues, ProcStates, SigStates, SigStorage,
                                      ProcSignals
```

```
r2(self) \stackrel{\Delta}{=} \wedge pc[self] = "r2"
                 \land IF SigStates[ProcSignals[self]] = "set"
                        THEN \land Proc Values' = [Proc Values \ EXCEPT \ ![self] = SigStorage[Proc Signals[self]]]
                                 \land SigStates' = [SigStates \ EXCEPT \ ![ProcSignals[self]] = "idle"]
                                 \land ProcStates' = [ProcStates \ EXCEPT \ ![self] = "working"]
                                 \land pc' = [pc \text{ EXCEPT } ![self] = \text{"r5"}]
                        ELSE ∧ FALSE
                                 \land pc' = [pc \text{ EXCEPT } ![self] = \text{"r5"}]
                                 \land Unchanged \langle ProcValues, ProcStates, SigStates \rangle
                 ∧ UNCHANGED ⟨Locks, SigStorage, ProcSignals⟩
r5(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{"r5"}
                \land Locks' = [Locks \ EXCEPT \ ![ProcSignals[self]] = 0]
                 \land pc' = [pc \text{ EXCEPT } ! [self] = "i1"]
                 \land UNCHANGED \langle ProcValues, ProcStates, SigStates, SigStorage,
                                      ProcSignals \rangle
s1(self) \stackrel{\Delta}{=} \wedge pc[self] = "s1"
                \land Locks[ProcSignals[self]] = 0
                \land Locks' = [Locks \ EXCEPT \ ![ProcSignals[self]] = 1]
                 \land pc' = [pc \text{ EXCEPT } ![self] = \text{"s2"}]
                 \land UNCHANGED \langle ProcValues, ProcStates, SigStates, SigStorage,
                                      ProcSignals
s2(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{"s2"}
                \land IF SigStates[ProcSignals[self]] = "waiting"
                        THEN \land SigStorage' = [SigStorage \ EXCEPT \ ![ProcSignals[self]] = ProcValues[self]]
                                 \land SigStates' = [SigStates \ EXCEPT \ ![ProcSignals[self]] = "set"]
                                 \land ProcStates' = [ProcStates \ EXCEPT \ ![self] = "working"]
                                \land pc' = [pc \text{ EXCEPT } ![self] = \text{"s5"}]
                        ELSE \land FALSE
                                 \land pc' = [pc \text{ EXCEPT } ![self] = \text{"s5"}]
                                 \land UNCHANGED \langle ProcStates, SigStates, SigStorage \rangle
                ∧ UNCHANGED ⟨Locks, ProcValues, ProcSignals⟩
s5(self) \stackrel{\triangle}{=} \wedge pc[self] = \text{``s5''}
                \land Locks' = [Locks \ EXCEPT \ ![ProcSignals[self]] = 0]
                \land pc' = [pc \text{ EXCEPT } ! [self] = "i1"]
                 \land UNCHANGED \langle ProcValues, ProcStates, SigStates, SigStorage,
                                     ProcSignals
p(self) \stackrel{\triangle}{=} i1(self) \vee w1(self) \vee c1(self) \vee c2(self) \vee f1(self)
                   \vee f2(self) \vee f3(self) \vee r1(self) \vee r2(self) \vee r5(self)
                  \vee s1(self) \vee s2(self) \vee s5(self)
 Allow infinite stuttering to prevent deadlock on termination.
```

Terminating  $\triangleq \land \forall self \in ProcSet : pc[self] = "Done"$ 

## $\land$ UNCHANGED vars

$$\begin{array}{rcl} \mathit{Next} \; \stackrel{\triangle}{=} \; (\exists \, \mathit{self} \in \mathit{Processes} : \mathit{p(self)}) \\ & \lor \mathit{Terminating} \end{array}$$

$$Spec \stackrel{\Delta}{=} Init \wedge \Box [Next]_{vars}$$

$$Termination \triangleq \Diamond(\forall self \in ProcSet : pc[self] = "Done")$$

## END TRANSLATION

 $EXT \triangleq \text{Instance } ELZ$ 

This is main result

THEOREM  $Spec \Rightarrow EXT!Spec$ 

## Additional checks of correctness

Two or more processes cannot be in a signal critical section at once. This condition is required because we do assignments at once in critical sections to simplify the refinement proof.

$$LockSafe \triangleq \Box \neg \exists \ p1 \in ProcSet, \ p2 \in ProcSet : \land p1 \neq p2 \\ \land ProcSignals[p1] = ProcSignals[p2] \\ \land pc[p1] = pc[p2] \\ \land pc[p1] \in \{ \text{``f2''}, \text{``r2''}, \text{``s2''} \}$$

<sup>\\*</sup> Last modified Mon Feb 10 17:22:32 MSK 2020 by zakharov

<sup>\\*</sup> Created Fri Feb 07 18:50:53 MSK 2020 by zakharov