
MODULE *LZ*

EXTENDS *Integers*

CONSTANTS <i>Processes</i> ,	The numbver of processes (threads actually) that can communicate. * \
<i>Signals</i> ,	The set of names of signal that can be sent by any thread. * \
<i>WorkingSet</i>	Values that can be assigned at any working step * \

****** this is a comment containing the *PlusCal* code *******

--algorithm *LZ*{

The only new variable is a set of locks

variables *Locks* = [$p \in \text{Signals} \mapsto 0$],
 ProcValues = [$p \in \text{Processes} \mapsto 0$],
 ProcStates = [$p \in \text{Processes} \mapsto \text{"working"}$],
 SigStates = [$s \in \text{Signals} \mapsto \text{"idle"}$],
 SigStorage = [$s \in \text{Signals} \mapsto 0$];
 ProcSignals = [$s \in \text{Processes} \mapsto 0$];

process ($p \in \text{Processes}$)
 {

First, we decide to work or do some signal exchange

i1: **either**
 goto *w1*;
 or
 goto *c1*;

Work: change the process value

w1: **with** ($i \in \text{WorkingSet}$) {
 ProcValues[*self*] := *i*;
 }
 goto *i1*;

Choose a signal before doing anything.

c1: **with** ($s \in \text{Signals}$) {
 ProcSignals[*self*] := *s*;
 }
 goto *c2*;

Then send or receive a signal

c2: **either**
 goto *f1*;
 or
 goto *s1*;

Here we come to receive a signal. The first action in the case is flagging

```

f1: await Locks[ProcSignals[self]] = 0 ;
    Locks[ProcSignals[self]] := 1 ;
    goto f2 ;

```

Change both the signal state and process state. Note, the we will prove that it is a mutual exclusive section later.

```

f2: if ( SigStates[ProcSignals[self]] = "idle" ) {
    SigStates[ProcSignals[self]] := "waiting" ;
    ProcStates[self] := "ready" ;
    goto f3 ;
}
else {
    Here we stop because the algorithm is intended for a model checker and
    not for a normal execution. This is the semantics of the "assume" statement.
    await FALSE ;
} ;

```

Release the lock and proceed to the signal receiving.

```

f3: Locks[ProcSignals[self]] := 0 ;
    goto r1 ;

```

Now we again do locking and become ready to getting values.

```

r1: await Locks[ProcSignals[self]] = 0 ;
    Locks[ProcSignals[self]] := 1 ;
    goto r2 ;

```

Receive values.

```

r2: if ( SigStates[ProcSignals[self]] = "set" ) {
    ProcValues[self] := SigStorage[ProcSignals[self]] ;
    SigStates[ProcSignals[self]] := "idle" ;
    ProcStates[self] := "working" ;
    goto r5 ;
}
else {
    Here we stop because the algorithm is intended for a model checker and
    not for a normal execution. This is the semantics of the "assume" statement.
    await FALSE ;
} ;

```

Release the lock and go to the initial process state.

```

r5: Locks[ProcSignals[self]] := 0 ;
    goto i1 ;

```

This action is sending one.

```

s1: await Locks[ProcSignals[self]] = 0 ;
    Locks[ProcSignals[self]] := 1 ;
    goto s2 ;

```

```

    Send values
s2: if ( SigStates[ProcSignals[self]] = "waiting" ) {
    SigStorage[ProcSignals[self]] := ProcValues[self];
    SigStates[ProcSignals[self]] := "set";
    ProcStates[self] := "working";
    goto s5;
}
else {
    Here we stop because the algorithm is intended for a model checker and
    not for a normal execution. This is the semantics of the "assume" statement.
    await FALSE;
} ;

    Release the lock and then go to the very beginning.
s5: Locks[ProcSignals[self]] := 0;
    goto i1;
}
}

```

**** this ends the comment containing the pluscal code *****

BEGIN TRANSLATION

VARIABLES *Locks*, *ProcValues*, *ProcStates*, *SigStates*, *SigStorage*, *ProcSignals*,
pc

$vars \triangleq \langle Locks, ProcValues, ProcStates, SigStates, SigStorage, ProcSignals, pc \rangle$

$ProcSet \triangleq (Processes)$

$Init \triangleq$ Global variables
 $\wedge Locks = [p \in Signals \mapsto 0]$
 $\wedge ProcValues = [p \in Processes \mapsto 0]$
 $\wedge ProcStates = [p \in Processes \mapsto \text{"working"}]$
 $\wedge SigStates = [s \in Signals \mapsto \text{"idle"}]$
 $\wedge SigStorage = [s \in Signals \mapsto 0]$
 $\wedge ProcSignals = [s \in Processes \mapsto 0]$
 $\wedge pc = [self \in ProcSet \mapsto \text{"i1"}]$

$i1(self) \triangleq$ $\wedge pc[self] = \text{"i1"}$
 $\wedge \vee \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"w1"}]$
 $\vee \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"c1"}]$
 $\wedge \text{UNCHANGED } \langle Locks, ProcValues, ProcStates, SigStates, SigStorage, ProcSignals \rangle$

$w1(self) \triangleq$ $\wedge pc[self] = \text{"w1"}$
 $\wedge \exists i \in WorkingSet :$

$$\begin{aligned}
& ProcValues' = [ProcValues \text{ EXCEPT } ![self] = i] \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = "i1"] \\
& \wedge \text{UNCHANGED } \langle Locks, ProcStates, SigStates, SigStorage, \\
& \quad ProcSignals \rangle \\
c1(self) & \triangleq \wedge pc[self] = "c1" \\
& \wedge \exists s \in Signals : \\
& \quad ProcSignals' = [ProcSignals \text{ EXCEPT } ![self] = s] \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = "c2"] \\
& \wedge \text{UNCHANGED } \langle Locks, ProcValues, ProcStates, SigStates, \\
& \quad SigStorage \rangle \\
c2(self) & \triangleq \wedge pc[self] = "c2" \\
& \wedge \vee \wedge pc' = [pc \text{ EXCEPT } ![self] = "f1"] \\
& \quad \vee \wedge pc' = [pc \text{ EXCEPT } ![self] = "s1"] \\
& \wedge \text{UNCHANGED } \langle Locks, ProcValues, ProcStates, SigStates, \\
& \quad SigStorage, ProcSignals \rangle \\
f1(self) & \triangleq \wedge pc[self] = "f1" \\
& \wedge Locks[ProcSignals[self]] = 0 \\
& \wedge Locks' = [Locks \text{ EXCEPT } ![ProcSignals[self]] = 1] \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = "f2"] \\
& \wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates, SigStorage, \\
& \quad ProcSignals \rangle \\
f2(self) & \triangleq \wedge pc[self] = "f2" \\
& \wedge \text{IF } SigStates[ProcSignals[self]] = "idle" \\
& \quad \text{THEN } \wedge SigStates' = [SigStates \text{ EXCEPT } ![ProcSignals[self]] = "waiting"] \\
& \quad \wedge ProcStates' = [ProcStates \text{ EXCEPT } ![self] = "ready"] \\
& \quad \wedge pc' = [pc \text{ EXCEPT } ![self] = "f3"] \\
& \quad \text{ELSE } \wedge \text{FALSE} \\
& \quad \wedge pc' = [pc \text{ EXCEPT } ![self] = "f3"] \\
& \quad \wedge \text{UNCHANGED } \langle ProcStates, SigStates \rangle \\
& \wedge \text{UNCHANGED } \langle Locks, ProcValues, SigStorage, ProcSignals \rangle \\
f3(self) & \triangleq \wedge pc[self] = "f3" \\
& \wedge Locks' = [Locks \text{ EXCEPT } ![ProcSignals[self]] = 0] \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = "r1"] \\
& \wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates, SigStorage, \\
& \quad ProcSignals \rangle \\
r1(self) & \triangleq \wedge pc[self] = "r1" \\
& \wedge Locks[ProcSignals[self]] = 0 \\
& \wedge Locks' = [Locks \text{ EXCEPT } ![ProcSignals[self]] = 1] \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = "r2"] \\
& \wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates, SigStorage, \\
& \quad ProcSignals \rangle
\end{aligned}$$

$$\begin{aligned}
r2(self) &\triangleq \wedge pc[self] = \text{"r2"} \\
&\wedge \text{IF } SigStates[ProcSignals[self]] = \text{"set"} \\
&\quad \text{THEN } \wedge ProcValues' = [ProcValues \text{ EXCEPT } ![self] = SigStorage[ProcSignals[self]]] \\
&\quad \wedge SigStates' = [SigStates \text{ EXCEPT } ![ProcSignals[self]] = \text{"idle"}] \\
&\quad \wedge ProcStates' = [ProcStates \text{ EXCEPT } ![self] = \text{"working"}] \\
&\quad \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"r5"}] \\
&\quad \text{ELSE } \wedge \text{FALSE} \\
&\quad \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"r5"}] \\
&\quad \wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates \rangle \\
&\wedge \text{UNCHANGED } \langle Locks, SigStorage, ProcSignals \rangle \\
\\
r5(self) &\triangleq \wedge pc[self] = \text{"r5"} \\
&\wedge Locks' = [Locks \text{ EXCEPT } ![ProcSignals[self]] = 0] \\
&\wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"i1"}] \\
&\wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates, SigStorage, \\
&\quad ProcSignals \rangle \\
\\
s1(self) &\triangleq \wedge pc[self] = \text{"s1"} \\
&\wedge Locks[ProcSignals[self]] = 0 \\
&\wedge Locks' = [Locks \text{ EXCEPT } ![ProcSignals[self]] = 1] \\
&\wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"s2"}] \\
&\wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates, SigStorage, \\
&\quad ProcSignals \rangle \\
\\
s2(self) &\triangleq \wedge pc[self] = \text{"s2"} \\
&\wedge \text{IF } SigStates[ProcSignals[self]] = \text{"waiting"} \\
&\quad \text{THEN } \wedge SigStorage' = [SigStorage \text{ EXCEPT } ![ProcSignals[self]] = ProcValues[self]] \\
&\quad \wedge SigStates' = [SigStates \text{ EXCEPT } ![ProcSignals[self]] = \text{"set"}] \\
&\quad \wedge ProcStates' = [ProcStates \text{ EXCEPT } ![self] = \text{"working"}] \\
&\quad \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"s5"}] \\
&\quad \text{ELSE } \wedge \text{FALSE} \\
&\quad \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"s5"}] \\
&\quad \wedge \text{UNCHANGED } \langle ProcStates, SigStates, SigStorage \rangle \\
&\wedge \text{UNCHANGED } \langle Locks, ProcValues, ProcSignals \rangle \\
\\
s5(self) &\triangleq \wedge pc[self] = \text{"s5"} \\
&\wedge Locks' = [Locks \text{ EXCEPT } ![ProcSignals[self]] = 0] \\
&\wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"i1"}] \\
&\wedge \text{UNCHANGED } \langle ProcValues, ProcStates, SigStates, SigStorage, \\
&\quad ProcSignals \rangle \\
\\
p(self) &\triangleq i1(self) \vee w1(self) \vee c1(self) \vee c2(self) \vee f1(self) \\
&\quad \vee f2(self) \vee f3(self) \vee r1(self) \vee r2(self) \vee r5(self) \\
&\quad \vee s1(self) \vee s2(self) \vee s5(self)
\end{aligned}$$

Allow infinite stuttering to prevent deadlock on termination.

$$Terminating \triangleq \wedge \forall self \in ProcSet : pc[self] = \text{"Done"}$$

$\wedge \text{UNCHANGED } vars$

$Next \triangleq (\exists self \in Processes : p(self))$
 $\vee Terminating$

$Spec \triangleq Init \wedge \Box[Next]_{vars}$

$Termination \triangleq \Diamond(\forall self \in ProcSet : pc[self] = \text{"Done"})$

END TRANSLATION

$EXT \triangleq \text{INSTANCE } ELZ$

This is main result

THEOREM $Spec \Rightarrow EXT!Spec$

Additional checks of correctness

Two or more processes cannot be in a signal critical section at once. This condition is required because we do assignments at once in critical sections to simplify the refinement proof.

$LockSafe \triangleq \Box \neg \exists p1 \in ProcSet, p2 \in ProcSet : \wedge p1 \neq p2$
 $\wedge ProcSignals[p1] = ProcSignals[p2]$
 $\wedge pc[p1] = pc[p2]$
 $\wedge pc[p1] \in \{\text{"f2"}, \text{"r2"}, \text{"s2"}\}$

\ * Modification History
 \ * Last modified *Mon Feb 10 17:22:32 MSK 2020* by *zakharov*
 \ * Created *Fri Feb 07 18:50:53 MSK 2020* by *zakharov*