

# Assignment 6 Group 27

Assignment 4 (Verilog)

Group No 27

Question 1

Semester 5

Yash Sirvi (21CS10083)

Sanskar Mittal (21CS10057)

## Q1

### Top\_Level module

#### Input:

- `clk` clock signal
- `reg_addr` address of register, 3 bits long
- `mem_addr` address of memory location, 4 bits long
- `data` Data to be written directly, 32 bits long
- `opcode` Code of the operation to be executed, 2 bits long

#### Output:

- `data_out` output register of 32 bit

#### Opcode Definitions:

- `0` : Read a 4-bit data and store it into a specified memory location with 4-bit address
- `1` : Given a register number and a memory address, transfer data from register to memory
- `2` : Same as above, but transfer data from memory to register.
- `3` : Given a memory address, display the contents of the memory location

### Testbench

- We first store the value `10` into memory location at address `4` using opcode `0`
- Then use the stored value of `4` th memory location into register `4` using opcode `2`
- And then write `4` th registers value into `12` th memory location using opcode `1`
- Finally we display the value of `12` th memory location using opcode `3`

### Schematic

