



ETX-2i/10G 1/2 19" MAIN





[illegible]

LAA2 *clk_sys_speed*

	Meaning
1	System frequency is 12.48 or above 44 MHz.

The value of LAA2, during reset is used to set the Platform Speed settings.

CCB clock platform 247.45MHz

LAA3 *clk_gat_speed*

	Meaning
0	Platform clock frequency is above 247 MHz and below 300 MHz.
1	Platform clock frequency is 12.48 or above 300 MHz.

It has a weak internal pull-up.

Default "1"

LAA4 *clk_pll_speed*

	Meaning
1	PLL clock frequency is 12.48 or above 300 MHz.

VDD 3.3V

4.7K

NC

4.7K

The value of, **LGPL3**
and **LGPL5** during
Power on reset sets the
Boot Sequencer Configuration.

LGPL3	LGPL5	Meaning
cfg_boot_seq[0]	cfg_boot_seq[1]	
1	1	Boot sequencer is disabled. No I2C ROM is accessed (default)

The values of LMEM1, LA18 and LA19 during Power on reset sets the Host Agent Configuration for PCI Express/Serial RapidIO.

LMEM1	LA18	LA19	Meaning
cfg_host_agent[0]	cfg_host_agent[1]	cfg_host_agent[2]	
1	1	1	Device acts as the host agent/Root complex + all PCI Express interfaces (default).

VDD 3.3V

CSD = 8/16/32/64/128M BYTE Flash
CSD = COMBINATOR (CSD = 75)

The value of LA25, during reset is used to set the Core 1 Speed settings.

It has a weak internal pull-up

Default "1"

LA25 *cfg_core1_speed*

LA25 <i>cfg_core1_speed</i>	Meaning
0	Core 1 Clock Frequency is less than 450 MHz.
1	Core 1 clock frequency is greater than 450 MHz.

VDD 3.3V

R27 4.7k N.C.

R28 4.7k N.C.

[illegible]

The value of LA[29:31] are 1 during Power on reset and set CCB clock to SYSCLK PLL ratio

Timing diagram for the e500 core0 PLL. The diagram shows three clock signals: VDD_3.3V (blue), VDD_3.3V (green), and VDD_3.3V (red). The signals are labeled with their respective PLLs: #438, #439, and #440. The signals are shown as square waves. The VDD_3.3V (blue) signal is labeled with '47.76' and 'N.C.'. The VDD_3.3V (green) signal is labeled with '47.76' and 'N.C.'. The VDD_3.3V (red) signal is labeled with '47.76' and 'N.C.'.


UART_SOUTH	UART_P1	e500 core0 / CDBLSE Ratio
0	0	215 533.328M : 248.664M

The value of LEC is latch during and sets the e500 core0 : CDB

ctg core0: pbl
LACTL
ALE
LPS2


LA29 cfg_aya_pll[0]	LA30 cfg_aya_pll[1]	LA31 cfg_aya_pll[2]	CCB Clock : SYSClk Ratio
0	0	0	4:1 266.664M : 6
0	0	1	5:1 333.33M : 6

6M	1	0	0	2:1 533.328M : 266.664
----	---	---	---	------------------------



LA29 efg_ysa_pll[0]	LA30 efg_ysa_pll[1]	LA31 efg_ysa_pll[2]	CCB Clock : SYSCLK Ratio
0	0	0	4:1 266.664M : 66.666M
0	0	1	5:1 333.33M : 66.666M

LBCTL efg_core0_pll[0]	LALC efg_core0_pll[1]	LGWL2 efg_core0_pll[2]	e300 core0 : CDBCLK Ratio
1	0	0	2:1 533.328M : 266.664M



The value of MSRCID0, during reset is used to set the sMC ECC Enable settings.

Default: "1"

MSRCID0	MSRCID0	MSRCID0
0	0	0

ECO C28933 Move pull-up to 10K

Pin	Value	Pin	Value
P1015	10K	P1015	10K

The value of LMB0, UART_S0UT1 and RS0UT1_P1 during Power on reset sets the RS0UT1 signal - RS0UT1_P1.

Default: "1"

Pin	Value	Pin	Value
P1015	10K	P1015	10K

Device

Device	Device	Device	Device
P1015	1	1	0
P1020	1	1	1
P1020	0	1	1

Change - Remove Debug Port

Change - added option for pull down as per Leonid K request

Change - Remove Debug Port

Change Logic (opposite logic)

Default (SW Off) No-ON - Debug-Off

W.D On: '1'

W.D Off: '0'

Debug Off: '1'

Debug On: '0'

FPGA4 DEBUG

Change - Remove Debug Port, SW SW0

Change - Add, dispatch connection to companion - optional

Change - Remove Debug Port

Change - added option for pull down as per Leonid K request

Change - Remove Debug Port

Change - Remove Debug Port


Change - added option for pull down as per Leonid K request

Change - Remove Debug Port

Change - Remove Debug Port

Change - added option for pull down as per Leonid K request

Change - Remove Debug Port

Designer : Zeev_L, Shimon_A, Ran_Z			
		data communications	
Title			
13_QorIQ_1015_USB			
Size	Design Name :		Rev
Custom	ETX-2I-10GX8.REV0.1I		0.0
Date:	Thursday, June 04, 2020	Sheet	6 of 45



The layout of:
single-ended signal traces should be 50 Ohms
differential signal traces should be 100 Ohms.

clock matching:
+/-10 mils for CK to CK#;
+/-25 mils clock pair to clock pair;


address/command/control matching:
+/-100 mils of memory clock length


DQS matching:
+/-500 mils of memory clock length






DQ matching (each data lane):
20 mils from respective DQS;

group spacing should be 20mils


Typically recommended trace space within one signal group is 2.5 - 3 trace width, trace space to other signal groups 4 - 5 trace width.














Designer: Zeev I., Shimon A., Ran Z	
File: 16_UART_and_TODO	
Rev: C	Design Name: ETX-2H-10GX8.REV.0.11
Date: Thursday, June 04, 2009	Page: 8 of 45








Change - added series resistor for option to disconnect from Logic



PCI-Express clocks







Designer: Zeev_I, Shimon_A, Ran_Z	
File: Arria 10 - CONFIGURATION	
Size: C	Design Name: ETX-2H-10Gx8.REV0.11
Date: Thursday, June 04, 2020	Page: 15 of 45

100% in 100%
100% in 100%
100% in 100%
100% in 100%

Clock

SDRAM DDR3
2Gb/256Mbyte

2.2 pF compensation cap
before the first component

VERIFIO & VERIFIO
from the main power source
but should be separated and then
disconnected separately at 20V.




0.10V


0.10V

For VERIFIO & VERIFIO:
• Use a 20 mV trace between the decoupling cap and the destination.
• Position a 10 mV trace between the decoupling cap and the destination.
• Isolate VERIFIO signal with ground on the top signal trace layer.
• Decouple using distributed 2.2 pF and 0.1 pF capacitors by the regulator, controller,
and SDRAM. SDRAM can be 0.1 pF and 0.1 pF after the 20V pin of each SDRAM.
From one 2.2 pF and one source of 0.1 pF, one after the 20V pin on the controller, and
two between the controller and the SDRAM.


If 1.1 VDDM will be used,
position the regulator output of the pin to get 1.1 filter
the 20V.

SDR change of 10V to 24V(112V) = 24V 10V.
From 24V(112V) to 24V
Changed from 24V to 24V with higher current consumption







Note -
This DDR is SE
At 19" it was QM2 DQ8-16




BOM change of DM to 2x00T(120) = 240 ohm,
VTT=0.5V-0.75Vmax=0.65V
Changed from 0 ohm with higher current consumption

Note - Arria QM2 DQ8-15+DQS pins
are different than ETX-2I-10G-19"
Symbol is 10AX06N2F40_A






Change
MH2 is FGND
Keep floating to simplify layout




ECO C28914
Adding 0 ohm resistors
near SFP-P cages
for FGND=GND connection





Change
Adding FGND with
capacitors to GND






Designer: Zeev I., Shimon A., Ran Z., Itzik N.	
Title: Arria 10 - GND	
Rev: 0.0	Rev: 0.0
Date: Thursday, June 04, 2009	
Page: 25 of 25	










- The following are based on common guidelines for the TSD external pin connections:
 - Maximum trace lengths for the TSD010C010/TSD010C020 traces must be less than 500 inches.
 - Route both traces in parallel and place them close to each other with grounded guard planes on each side.
 - Always recommend 10-mil-wide width and space for both traces.
 - Minimize vias or a minimum number of vias and vias perpendicular to minimize the characteristic impedance.
 - Ensure that the number of vias are the same on both traces.
 - Route both traces as approximately the same length.
 - Route coupling with coupled spacing (for example, 5 mils and 170) by having the GND plane between the drive traces and the high-frequency signal.
 - For high-frequency signal filtering, place an external capacitor (close to the external dip) between the 330 and 330 pF. For Melex devices, use an external capacitor between the 2200 and 2200 pF.
 - Place a 0.1 μ F bypass capacitor close to the external device.




bioRxiv preprint doi: <https://doi.org/10.1101/140000>; this version posted November 1, 2017. The copyright holder for this preprint (which was not certified by peer review) is the author/funder, who has granted bioRxiv a license to display the preprint in perpetuity. It is made available under aCC-BY-NC-ND 4.0 International license.

FPGA_JTAG_EN = WP for Poggins ESPRIMO
VDD = GND = Write enable (during JTAG)




BOM
PTP = LF-IC-5CGXFC5C6F2717N
NO PTP = LF-IC-5CGXFC4C7F2717N
NO PTP means SYNC-E or No Timing




Change: CLKUS8=VDD according to Altera recommendation at PCG



10G SFP Controls





1G SFP Controls




Designer: Zeev_I, Shimon_A, Ran_Z, Itzik_N. **RAD**

File		Companion FPGA - DDR3	
Rev	C	Design Name	ETX-21-10GX8.REV0.11
Date	Monday, June 14, 2010	Page	25 of 45






BOM
PTP = LF-IC-5CGXFC5C6F27I7N
NO PTP = LF-IC-5CGXFC4C7F27I7N
NO PTP means SYNC-E or No Timing




PCIe-QorIQ

SGMII-ENTU





- * At Cyclone® V 5CGXFC4 Device
SERDES and PLL clock share same pins
so, DDR3 device will assemble only with
Cyclone® V 5CGXFC7 Device and
Cyclone® V 5CGXFC9 Device. In these devices
quantity of SERDES are large.
- * HS Bus communicate between ENTU and COMPANION.
It require x4 lanes. so, another x2 lanes locate on symbol


Designer : Zeev_I, Shimon_A, Ran_Z		RAD	
Title		Radio Communication	
Companion FPGA - TRANSCIVER & POWER			
Size C	Design Name :	ETX-2I-10GX8_REV0.1I	Rev 0.0
Author :	Yehoshua Levi M. 9809	Approved :	Yael M. 9809



Change - added Power_on_order1 = 3V3_P88








LEFT FAN FILTER CONNECTOR

If there is need to filter,
prepare new BOM
with / without filter

For now no filter resistor
always assemble





```
Device address is 1010 001 R/W
A2 A1 A0 = 0 0 1
```

J7009
4 PIN



Pin	Signal
1	
2	
3	FAN SPEED 1_R
4	FAN PWM_R

J7010
4 PIN


Pin	Signal
1	
2	
3	FAN SPEED 2_R
4	FAN PWM_R




```
Device address is 1010 010 R/W
A2 A1 A0 = 0 1 0
```




BOM - Assemble JAT for Timing application




BOM - Assemble 1PPS buffer for Timing application


Designer :		Zeev L. Shimon, A. Ran, Z. Itzhak N.	
Title :		Jitter Attenuator	
Doc ID :	Image# Name :	ETX-25-100X8_REV0.11	Rev 0.6



POWER CONNECTOR



SIGNAL CONNECTOR



For PS ID reading

I2C address for PS:
1 0 1 0 A2 A1 A0 R/W
A2, A1 = 0, A0:
Right PS- ADD0 = 0;
Left PS - ADD0 = 1;

FLAT CABLE connector for Backplane signals


PS A = LEFT PS signals



PS B = RIGHT PS signals




REV 0.4 CHANGES




Change - added for filtering input ripple of DC/DC

Change - Added for Arria DDR VTT termination




FAN_CONTROL




REV 0.4 CHANGES

Designer : Zeev I, Shimon A, Ran Z, Itzik N.		RAD	
File		data communications	
MAIN POWER			
Size B	Design Name :	ETX-28-10GX8.REV0.11	Rev 0.0
Date:	Thursday, June 04, 2020	Sheet 32 of 45	


Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)



LNK and ACT derived From Arria 10

Designer : Zeev_L, Shimon_A, Ran_Z			
		data communications	
File			
SFP+ - Port 1			
Size B	Design Name : ETX-2I-10GX8.REV0.1I		Rev 0.0
Date:	Thursday, June 04, 2020	Sheet 33 of 45	


Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)



LNK and ACT derived From Arria 10

Designer : Zeev_L, Shimon_A, Ran_Z		RAD	
File		Data communication	
SFP+ - Port 2			
Size B	Design Name :	ETX-2I-10GX8.REV0.1I	Rev 0.0
Date:	Thursday, June 04, 2020	Sheet 34	of 45


Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)



LNK and ACT derived From Arria 10


Designer : Zeev_L, Shimon_A, Ran_Z		RAD	
File		Data communication	
SFP+ - Port 3			
Size	Design Name :	ETX-2I-10GX8.REV0.1I	Rev
B			0.0
Date:	Thursday, June 04, 2020	Sheet	35 of 45

Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)




LNK and ACT derived From Arria 10


Designer : Zeev_L, Shimon_A, Ran_Z		RAD	
File		Data communication	
SFP+ - Port 4			
Size B	Design Name :	ETX-2I-10GX8.REV0.1I	Rev 0.0
Date:	Thursday, June 04, 2020	Sheet 36	of 45





Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)





BOM - Future
Split into two products, with:
Copper piggy - no leds
SFP piggy / no piggy - with leds

Designer : Zeev_L, Shimon_A, Ran_Z, Itzik N.		
data communications		
File		
User Magnetic - Port 2		
Size B	Design Name : ETX-2I-10GX8.REV0.11	Rev 0.0
Date: Thursday, June 04, 2020	Sheet 39	of 45



PORT 1 in the panel




PORT 2 in the panel





PORT 3 in the panel



PORT 4 in the panel



Designer : Zeev_I, Shimon_A, Ran_Z			
		data communications	
Title VSC8574 - User ports 1-4			
Size C	Design Name : ETX-2L10GX8.REV0.11		Rev 0.0
Date: Thursday, June 04, 2020		Sheet 42 of 45	




Main board max consumption -6A Main board max consumption -6A, Calculated with 9.5A, 50mV delta, 3A delta

1G Piggy up to 1.8A (in case of 4x1.5M MIRIC) No Piggy - Simulation, Max 6A, 50mV delta, 2A delta

Timing piggy 0.75A (up to 1.35A during C200 warm up) With Piggy - Simulation, Max 9A, 50mV delta, 3A delta


Alarm piggy 0.2A



Change - was 20A

Main board max consumption 0.8A, Calculated with 1.2A, 50mV delta, 0.7A delta

2.5V/2A



Change - move to APXS002A0X3

Layout as PVX003A0X3 (with NC pads)

Vout=2.499V 3%


Including power supply, load and 1% resistor

APXS002A0X3 2A 1.5%, Cttune = 3.9nF, Rtrim = 3.16K

PVX003A0X3 3A 3%, Cttune = 1.8nF, Rtrim = 6.32K

Main board max consumption 3.4A, Calculated with 3.5A, 50mV delta, 1.75A delta


1.8V/6A



Change, add shunt resistor

Main board max consumption 7.5A, Calculated with 8A, 50mV delta, 3A delta

1.5V/12A



Change, add shunt resistor

Main board max consumption 7.5A, Calculated with 8A, 50mV delta, 3A delta

0.95V/40A Piggy connection

Rev 0.2 - Change - Removed PS7 and add piggy

Altera PDM tool recommends all the capacitors including the 1000uF.

At PI simulation, it didn't help (40mH ESR)

DC CORE ALERT

DC CORE ALERT pullup on DC piggy

REV 0.3 changes


Rev 0.2 - Change

330uF move to C-PE06TAJD337M/LESR -

better ESR 15mohm, but 20%

Change - Move 1.2V (was for GP FGA)

1.1V/3A Main board max consumption -2A, Calculated with 2.1A, 30mV delta, 1A delta



Change - PS split into 2 PS, was PS6=PVX006A0X3

1.0V/3A 2% Main board max consumption 1.5A

CPU core voltage is 1V +/- 50mV

Iout = 1.5A

Vout = 0.75(Ra+Rb)/Rb = 1.014V +/- 3%

For better accuracy, change Rb to R-1608B6903DNT (0.1%)

Vout = 1.011V 2%

Vout is slightly higher than in order to compensate voltage drop at plane

Ra is 200K +/- 20% (160K to 240K). Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below

Ca is below