




ETX-2i/10G 1/2 19" MAIN





VDD_3.3V
↑
It has a weak internal pull-up
Default 0xFFFF



1001




LA28

LA28 cfg_sys_speed	Meaning
1	SYSCLK frequency is at or above 66 MHz.

LA23 cfg_plat_speed	Meaning
0	Platform clock frequency is above 267 MHz and below 300 MHz.
1	Platform clock frequency is at or above 300 MHz.

CORE

LA2



LA24 cfg_core0_speed	Meaning
0	Core 0 clock frequency is less than 450 MHz.
1	Core 0 clock frequency is greater than or equal to 450 MHz

LA25



LA25 cfg_core1_speed	Meaning
0	Core 1 clock frequency is less than 450 MHz.
1	Core 1 clock frequency is greater than or equal to 450 MHz

LA26
cfg_

A26



LA26 cfg_ddr_speed	Meaning
1	DDR controller clock frequency is greater than or equal to 450 MHz.

LWEO cfg_corel_pll[0]	UART_SOUT1 cfg_corel_pll[1]	READY_P1 cfg_corel_pll[2]	e500 corel:CCBCLK Ratio
1	0	0	2:1 533.328M : 266.664M

24



LA29 cfg_sys_pll[0]	LA30 cfg_sys_pll[1]	LA31 cfg_sys_pll[2]	CCB Clock : SYSClk Ratio
0	0	0	4:1 266.664M : 66.666M
0	0	1	5:1 333.33M : 66.666M

core0_p



LBCTL	LBAL	LGPL2	
cfg_core0_pll[0]	cfg_core0_pll[1]	cfg_core0_pll[2]	e500 core0 : CCBCLK Ratio
1	0	0	2:1 533.328M : 266.664M


DETAILED



7

LGPL3 cfg_boot_seq[0]	LGPL5 cfg_boot_seq[1]	Meaning
1	1	Boot sequencer is disabled. No I2C ROM is accessed (default)

BOM Change - Not used CS2, CS4, CS5, CS6
and Pull up also NC



```
CS0 - 8/1/32/64M/128M BYTE Flash - Boot & App.  
CS1 - COMPANION (Ext. TA)  
CS2 - Not used (NTU Cyclone-V (Ext. TA))  
CS3 - Not used (COMPANION (Int. TA) )  
CS4 - Not used (SYNC-E (Ext.TA))  
CS5 - Not used (Ext TA - CPLD)  
CS6 - Not used (Int . TA - CPLD.)
```




20




--	--

LA16	LA18	LA19	Meaning
cfg_host_agt[0]	cfg_host_agt[1]	cfg_host_agt[2]	
1	1	1	Device acts as the host processor/root complex for all PCI Express interfaces (default)

Toward ENTU <<-- -->> Toward SFP



For Calibration




Designer : Zeev_L, Shimon_A, Ran_Z
Project Name = ETX-2I/10G 1/2 19"



data communications



Title			Coupon circuit		
Size A	Design Name : ETX-2I-10G-LC.REV0.2I				Rev 0.0
Date: Friday, June 17, 2016		Sheet 4 of 46			



operation for future to control functionality.

Default "1"

BOCM change, add R463 for new BOOT



The value of MSRCID0, during reset is used to set the eLBC ECC Enable settings.

MSRCID0	Meaning
0	eLBC ECC checking is disable.


Default "1"


UART_STS	UART1_STS	Meaning
0	0	Not configured to operate in SGMII mode Reserved
0	1	The e78BC1 controller operates using the MII protocol if not configured to operate in SGMII mode

The value of LWE0, UART_SOUT1 and READY_P1 during Power on reset sets the e500 core1 : CCBCLK Ratio.

LWE0	UART_SOUT1	READY_P1	e500 core1 : CCBCLK Ratio
1	0	0	2:1 533.328M : 266.664M

Device	DMA1_DACK_B00	USB_STP	TEST_SEL_B
P1011	1	1	0
P1020	1	1	1
P1024	0	1	1







Personality Specific Pull Up/Down Requirement
For Device P1015 :


DMA1_DACK_B00, USB_STP, TEST_SEL_B

"1" "1" "0"





USB Interface




Designer : Zeev_L, Shimon_A, Ran_Z			
		data communications	
Title			
13_QorIQ_1015_USB			
Size	Design Name :		Rev
Custom	ETX-2I-10G-LC.REV0.2I		0.0
Date:	Friday, June 17, 2016	Sheet	7 of 46



During a cold boot RESET (initialization),
current reading is valid after power is stable
and RESET has been LOW for 1ms;



Calibration resistor value
for DDR3 should be
20-ohm (full-strength mode)
or 40-ohm (half-strength mode).



The layout of:
single-ended signal traces should be 50 Ohms
differential signal traces should be 100 Ohms.

clock matching:
+/-10 mils for CK to CK#;
+/-25 mils clock pair to clock pair;

address/command/control matching:
+/-100 mils of memory clock length

DQS matching:
+/-500 mils of memory clock length

DQ matching (each data lane):
20 mils from respective DQS;




group spacing should be 20mils

Typically recommended trace space within one signal group is 2.5 - 3
trace width, trace space to other signal groups 4 - 5 trace width.

should be disabled via
DDRCLKDR[DDR_MCK#_DIS]
register at offset
0xE_0B28.




Place close to
Panel (RS232 connector)




Place close to
Communication/ALM Piggy



Place close to EEC/Timing Piggy





Designer : Zeev_L, Shimon_A, Ran_Z		RAD	
Title		data communications	
16_UART_and_TOD			
Size B	Design Name :	ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date:	Friday, June 17, 2016	Sheet 10 of 46	




Change - added series resistor for option to disconnect from Logic as per Leonid K request

Change - added series resistor for option to bypass logic, and control mux directly with SW as per Leonid K request



Designer :		Zeev_L, Shimon_A, Ran_Z		 data communications
Title		19_QorIQ_1015_Power_On_Monitor		
Size B	Design Name : ETX-2I-10G-LC.REV0.2I			Rev 0.0
Date:	Friday, June 17, 2016	Sheet	13 of 46	



PCI-Express clocks
















This OSC is NC
At ETX-2I it was for option without PCI-E

LVDS only serial cap near the OSC
HCSL serial resistors of 33 ohm, after that pull down of 100 ohm

Must be gaurenty the min-max swing level
200mv < X < 800mv







exist in RAD:
 LF-IC-1S43TR16128B-093NBL - DDR3 128M*16,1066/2132,1.5V,ROHS,COMMERTIAL.
 LF-IC-1S43TR16128B-093NBLI - DDR3 128M*16,1066/2132,1.5V,ROHS,INDUSTRIAL.




VREFDQ & VREFCA
come from the same power source
but should be routed to and then
decoupled separately at DDR3.





- Use a 30 mil trace between the decoupling cap and the destination.
- Maintain a 15 mil clearance from other nets.
- Simplify implementation by routing VREF on the top signal trace layer.
- Isolate VREF and/or shield with ground.
- Distribute distributed 0.01uF and 0.1uF capacitors by the regulator, controller, and DIMM slots. Place one 0.01uF and one 0.1uF near the VREF pin of each DIMM.


Place one 0.1uF near the source of VREF, one near the VREF pin on the controller, and two between the controller and the first DIMM.

If 1.1_VICM will be used,
assemble the inductor instead of the resistor, to get PI filter




RCM change of IM to 2xODT(120) = 240 ohm,
Vil=0.5VcVilMax=0.65V
Changed from 0 ohm with higher current consumption




SDRAM DDR3
2Gb/256MByte

VREFDQ & VREFCA
come from the same power source
but should be routed to and then
decoupled separately at DDR3.

- For VREFDQ & VREFCA :
- Use a 30 mil trace between the decoupling cap and the destination.
 - Maintain a 15 mil clearance from other nets.
 - Simplify implementation by routing VREF on the top signal trace layer.
 - Tie VREF and/or shield with ground.
 - Decouple using distributed 0.01uF and 0.0uF capacitors by the regulator, controller, and DIMM slots. Place one 0.01uF and one 0.0uF near the VREF pin of each DIMM.
 - Place one 0.17F near the source of VREF, one near the VREF pin on the controller, and two between the controller and the first DIMM.





Address/
Command




Control

Clock




BOM change of DM to 2xODT(120) = 240 ohm, V11=0.5V<V11Max=0.65V Changed from 0 ohm with higher current consumption

Change - delete RSV1,2 traces



Note - Arria QM2 DQ8-15+DQS pins are different than ETX-2I-10G-19" Symbol is 10AX066N2F40_A






Address/
Command


Control

Clock


Note - This DDR is SE At 19" it was QM2 DQ8-16





BOM change of DM to 2xODT(120) = 240 ohm, V11=0.5V<V11Max=0.65V Changed from 0 ohm with higher current consumption





Designer : Zeev_L, Shimon_A, Ran_Z		 data communication	
Title			
Arria 10 - DDR3 SDRAM SE, RSv1			
Size C	Design Name : ETX-2I-10G-LC.RSV0.2I		Rev 0.0
Date:	Friday, June 17, 2016	Sheet	20 of 46



Change
MH2 is FGND
Keep floating to simplify layout


Change
Adding FGND with capacitors to GND




Change
Remove series capacitors on serdes
(no PHY, SFP will terminate),
on 1G piggy:
If there is PHY capacitors assembled
If not - SFP have them

Change
Remove ports 5-12, X86, etc.


Note - Can be driven from VDD 1.5V of Arria,
Due to planes, it uses 1.5V of CPU




GROUP 1





GROUP 2




GROUP 3





Change: CLKUSR=GND according to Altera recommendation at PCG




BOM

PTP = LF-IC-5CGXFC5C6F27I7N






NO PTP = LF-IC-5CGXFC4C7F27I7N


NO PTP means SYNC-E or No Timing

10G SFP Controls



1G SFP Controls







Designer : Zeev_L, Shimon_A, Ran_Z			
Title		data communication	
Companion FPGA - DDR3			
Size C	Design Name : ETX-2I-10G-LC.REV0.2I		Rev (
Project	Entered: June 17 2016	Sheet	96 of 46

BOM
PTP = LF-IC-5CGXFC5C6F27I7N
NO PTP = LF-IC-5CGXFC4C7F27I7N
NO PTP means SYNC-E or No Timing


[illegible]


```



graph LR
    P1_4[PRESENT_P1-4] --> P1[PRESENT_P1]
    P1_4 --> P2[PRESENT_P2]
    P1_4 --> P3[PRESENT_P3]
    P1_4 --> P4[PRESENT_P4]
    P13_16[PRESENT_P13-16] --> P5[PRESENT_P5]
    P13_16 --> P6[PRESENT_P6]
    P13_16 --> P7[PRESENT_P7]
    P13_16 --> P8[PRESENT_P8]
    SD_P1_4[SD_P1-4] --> SD_P1[SD_P1]
    SD_P1_4 --> SD_P2[SD_P2]
    SD_P1_4 --> SD_P3[SD_P3]
    SD_P1_4 --> SD_P4[SD_P4]
    SD_P13_16[SD_P13-16] --> SD_P5[SD_P5]
    SD_P13_16 --> SD_P6[SD_P6]
    SD_P13_16 --> SD_P7[SD_P7]
    SD_P13_16 --> SD_P8[SD_P8]
    TXDIS_P1_4[TXDIS_P1-4] --> TXDIS_P1[TXDIS_P1]
    TXDIS_P1_4 --> TXDIS_P2[TXDIS_P2]
    TXDIS_P1_4 --> TXDIS_P3[TXDIS_P3]
    TXDIS_P1_4 --> TXDIS_P4[TXDIS_P4]
    TXDIS_P13_16[TXDIS_P13-16] --> TXDIS_P5[TXDIS_P5]
    TXDIS_P13_16 --> TXDIS_P6[TXDIS_P6]
    TXDIS_P13_16 --> TXDIS_P7[TXDIS_P7]
    TXDIS_P13_16 --> TXDIS_P8[TXDIS_P8]
  
```




Change - Rubidium CLK removed (came from X86)







I2C address 1 1 0 1 0 A1 A0 R/W



internally pulled-up





internally pulled-up

internally pulled-down

internally pulled-down


internally pulled-up

internally pulled-down





Diff outputs are LVDS

Signal pairs routed with 100 ohm diff impedance.







BOM - when no timing

Designer :		Zeev_L, Shimon_A, Ran_Z		RAD	
				data communications	
Title					
Clock Generator					
Size B	Design Name :				Rev
	ETX-2I-10G-LC.REV0.2I				0.0
Date:	Friday, June 17, 2016		Sheet	29	of 46











For now no filter resistor
always assemble






Change - Option to automatic bypass for piggies







No need for cap is enough (in terms of PI and 12V PS simulation)




Change - Added for Arria DDR VTT termination




Designer : Zeev_L, Shimon_A, Ran_Z			 data communications
Title			
MAIN POWER			
Size B	Design Name : ETX-2H-10G-LC.REV0.2I		Rev 0.0
Date:	Friday, June 17, 2016	Sheet 33 of 46	


Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)




LNK and ACT derived From Arria 10

Designer : Zeev_L, Shimon_A, Ran_Z		 data communications
Title		
SFP+ - Port 2		
Size B	Design Name : ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date:	Friday, June 17, 2016	Sheet 35 of 46


Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)




LNK and ACT derived From Arria 10


Designer :		Zeev_L, Shimon_A, Ran_Z		 data communications
Title				
SFP+ - Port 3				
Size B	Design Name :			Rev
	ETX-2I-10G-LC.REV0.2I			0.0
Date:	Friday, June 17, 2016	Sheet	36	of 46

Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)




LNK and ACT derived From Arria 10



Designer : Zeev_L, Shimon_A, Ran_Z		 data communications	
Title			
SFP+ - Port 4			
Size B	Design Name :	ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date:	Friday, June 17, 2016	Sheet 37 of 46	





Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)




BOM - Future
Split into two products, with:
Copper piggy - no leds
SFP piggy / no piggy - with leds




Designer : Zeev_L, Shimon_A, Ran_Z		 data communications
Title		
User Magnetic - Port 1		
Size B	Design Name : ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date:	Friday, June 17, 2016	Sheet 39 of 46





BOM - Future
Split into two products, with:
Copper piggy - no leds
SFP piggy / no piggy - with leds





LNK/ACT derived From Arria 10

Designer : Zeev_L, Shimon_A, Ran_Z		 data communications
Title		
User Magnetic - Port 2		
Size B	Design Name : ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date: Friday, June 17, 2016	Sheet 40 of 46	


Rev 0.2 - SFP PU to VDD_SFP_3.3V (was VDD_3.3V)




Designer : Zeev_L, Shimon_A, Ran_Z		 data communications
Title		
User Magnetic - Port 3		
Size B	Design Name : ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date:	Friday, June 17, 2016	Sheet 41 of 46





BOM - Future
Split into two products, with:
Copper piggy - no leds
SFP piggy / no piggy - with leds





Designer : Zeev_L, Shimon_A, Ran_Z		 data communications
Title		
User Magnetic - Port 4		
Size B	Design Name : ETX-2I-10G-LC.REV0.2I	Rev 0.0
Date:	Friday, June 17, 2016	Sheet 42 of 46



PORT 1 in the panel




PORT 2 in the panel









PORT 3 in the panel





PORT 4 in the panel






Change - Option for automatically chain bypass when no 1G piggy or 1G piggy without Vitesse

Buffer is on '1'
When there is no piggy '1'
Or when there is piggy '0' but there is no Vitesse '1'
Buffer not active only when there is piggy '0' with vitesse '0'





Main board max consumption 9A, Calculated with 9.5A, 50mV delta, 3A delta
 Main board max consumption ~6A
 1G Piggy up to 1.8A (in case of 4x1.5W MIRIC)
 Timing piggy 0.75A (up to 1.35A during OCXO warm up)
 Alarm piggy 0.2A

