









STM32F103ZET6

STM32F103ZET6

具有X符号的为不对外引出的IO口引脚

LAB

6

VBAT

VBAT

16

VSS_5

VSS_5

30

VDD_5

VDD_5

31

VSSA

VSSA

32

VREF+

VREF+

33

VDDA

VDDA

38

VSS_4

VSS_4

39

VDD_4

VDD_4

51

VSS_6

VSS_6

52

VDD_6

VDD_6

61

VSS_7

VSS_7

62

VDD_7

VDD_7

71

VSS_1

VSS_1

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

STM32F103ZET6

STM32F103ZET6

LAB

6

VBAT

VBAT

16

VSS_5

VSS_5

30

VDD_5

VDD_5

31

VSSA

VSSA

32

VREF+

VREF+

33

VDDA

VDDA

38

VSS_4

VSS_4

39

VDD_4

VDD_4

51

VSS_6

VSS_6

52

VDD_6

VDD_6

61

VSS_7

VSS_7

62

VDD_7

VDD_7

71

VSS_1

VSS_1

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

STM32F103ZET6

STM32F103ZET6

LAB

6

VBAT

VBAT

16

VSS_5

VSS_5

30

VDD_5

VDD_5

31

VSSA

VSSA

32

VREF+

VREF+

33

VDDA

VDDA

38

VSS_4

VSS_4

39

VDD_4

VDD_4

51

VSS_6

VSS_6

52

VDD_6

VDD_6

61

VSS_7

VSS_7

62

VDD_7

VDD_7

71

VSS_1

VSS_1

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

83

VSS_8

VSS_8

72

VDD_1

VDD_1

STM32F103ZET6

STM32F103ZET6

LAB

6

VBAT

VBAT

16

VSS_5

VSS_5

30

VDD_5

VDD_5

31

VSSA

VSSA

32

VREF+

VREF+

33

VDDA

VDDA

38

VSS_4

VSS_4

39

VDD_4

VDD_4

51

VSS_6

VSS_6

52

VDD_6

VDD_6

61

VSS_7

VSS_7

62

VDD_7

VDD_7

71

VSS_1

VSS_1

72

VDD_1

VDD_1

LAB

144

VDD_3

VDD_3

143

VSS_3

VSS_3

131

VDD_11

VDD_11

130

VSS_11

VSS_11

121

VDD_10

VDD_10

120

VSS_10

VSS_10

108

VDD_2

VDD_2

107

VSS_2

VSS_2

95

VDD_9

VDD_9

94

VSS_9

VSS_9

84

VDD_8

VDD_8

<