Wave Shapping:

A signal is called a wave. Every wave has a certain shape when it is trepresented in a graph/shape. This is called wave shapping. There are two types of wave shapping. There are two types of wave shapping. That is-

DLinear Wave Shapping:

It is the process by which a non sinusoidal signal is altered by treansmission through a linear workplace. Such as RC. RL and RTC etc.

Characteristics:

- 1. It can hold the waveforem to a particular d.e. level.
- 2. It also generate one wave boren to anotherc.
- 3.94 limits the voltage level of the wavelow of some presenting value.
- 4. It cuts-outs the positive and negative porton of the output waketons.
- 5. Homogenity i.e. y
- 6. Additive i.e. y
- 7. Shilft x-12

Filter:

A bilter is a circuit that can remove unwanted points of a signal at its input.

Characteristies!

- * A capacitor has the property to allow AC and to block DC.
- * An inductor has the property to allow De but How AC.


Types of bilterc:

There are bour types of bilter i.e.

1. Low pass bilter:

A bilter circuit which allows a set of broquencies that are below a specified value can be termed as a low pass bilter.

a) The RC bilters: As the capacitor is placed in shunt. The AC allows it grounded. This by passes all the high broughery components while allow's DC at the output.




Low pass Re circuit

Dithe RL bilter: As the inductor is placed in serves, the DC is allows to the rutput. The inductors blocks AC which is not allowed at the output ₹R ٧ċ Low pass RL circuit Symbol of low pass bilters: trequency Response: Gain Gain cut obt f frequency Ideal Frequency response but LPE frequency response bor LPF The RLC Filterc: Vi RLC Low pass bilter circuit. This required a, inductor, a capacitor and a resistor.

High pass bitter.


It is a bilter circuit which allow's a set of brequencies that are above a specified value can be termed as a high pass bilter.




The RC bilter: As the capacitor is placed in series, it blocks the DC components and allow Ac component as output.


The RL bilter: As the inductor is placed in shout the DC is allowed to be grounded. The remaining Ac components appears at the output.

frequency






Frequency response bor HPF



Ideal braquency response HPF

Scanned by CamScanner

The RCL filter:




There are a capacitor connected with a inductor and a resistors in parallel.

& Clipperc:


It is an electric device that prevent the output ob a circuit trum exceeding a pre-determinated voltage level without distoring the remaining part of the applied wave borum.

Positive diade dipping circuit:



In this diode clipping circuit, the diode is tormed biased during the positive half eyele. It must have the input voltage magnitude greater bruze +0.7 V, where this happens the circuit cut of the magnitude as the bigure shown.


Negative Diode Clipping:



Here the neverse is true. The diode is bornward

biased during the negative half cycle of the sinusoital waveform and limit's on clips it to -0.7V while allowing the positive half cycle to pass unaltered when twense biased.

Chipping of Both half Cycle;




When the voltage of the positive half cycle reactes +4.7V diode D1 conducts and limits the waveboren of +4.7V Dide D2 does not conduct until the voltage reacter -6.7V. Therefore, all positive voltage above +4.7V and negative voltage below the advantage of biased diode clipping circuits.


Clamperc:


It is a negative networks that shibts a wavebourn to a different level without change the appearance of the applied signal.

Positive Clamper:

-Shibt's its input waveboren in a positive directions -Lies above a de reberence vottage







Negative clamperctore Estitive halt eyele:


Conductor acts as short circuit and acts as shunt circuit and output v=0. Capacitor is charged to peak value and behave like bottery.


Negative half cycle:


-Does not conduct and act as open circuits
- Output voltage

Negative Clampers;

-shibts it is input waveform in a negative direction.
- Lies below a DC reterrence voltage.







- · Bositive halt cycle:
- -Diode conduct's and acts as short circuit.
- Capacitor is charged to peak value and behave like batterry output v=0.
- · Negative halt cycle:
- Diode is open and output can be bonward by applying KVL.

Digital Logic Family:


A digital logic tamily is a logic tamily of monolithic digital integrated circuit devices is a group of electro onic logic gate constructed using several different design, usually with compatible logic levels and power supply characteristics.

far in: It is the number of input's of a gate that it can handle without improving it's normal operation.

Far out: The maximum number of digital input's that the output of single logic gate can baced and the gate must be in same logic family.

fan out =
$$\frac{I_{OL}}{I_{IL}}$$
 on = $\frac{I_{OH}}{I_{IH}}$

Unitate: Each of the connected logic gate will be considered an unit gate.






Figure: Current sourcing high stage




Figure: Current sourcing low stage

Propagation:


Time taken bore the output of a gate delay to change abter the input is applied.

$$T_{PLH} \rightarrow 0 \ \text{to} \ 1$$

$$T_{PHL} \rightarrow 1 \ \text{to} \ 0$$

Noise Margin:


A ability of the gate to tolerrate bunctuations of the voltage levels.



Satured:

- 1. DL = Diode Logic
- 2. DTL = Diode Transistor Logic
- 3. TTL = Transistor Transistor Logic
- 4. IIL = Integrated Injection Logic
- 5. RTL = Resistor Transistor Logic


1. DL = Diode Logie:





X – U ,	0-0			
		A ——		
		B-0	0-	_

A0	0	
В—0	0-	1
	1	}
		=

Α	В	V ₀
٥	0	0
0	1	1
1	0	1
1	1	1
A.		







Α	В	Vo
0	0	0
О	1	0
1	Ø	0
1	ι	1


$$A=0, B=0$$


$$A: Vec$$


$$B \longrightarrow V_0=0$$

$$A=0, B=1$$
 $A \longrightarrow V_0 = 1$
 $A \longrightarrow V_0 = 1$

A=1, B=0
$$\sqrt{6} = 0$$









	Vec
	¥ V ₂ = 1
Α	₹, "
Low Voltage	re
Copen circui	
Ć.	


	A	Vo
1	0	1
	1	O


NAND Gate:



Α	В	Vo
0	٥	1
6	1	1
1	0	1
1	1	0








A	В	٧,
٥	0	1
0	1	0
1	٥	0
1	1	0

Scanned by CamScanner



MOS Logic Family:

The Mos inventer is the basic circuit exhibits all of the essential beatures of Mos logic. Extension of Mos inventers concepts to NOR and NAND Gote is very simple. Digital Mos circuits can be classified into two categories-

Destatic circuits; It is required no clock on other periodic signal born operation. clocks are required born born static circuit in sequential Logic.


Dynamic Circuits: It is required periodic clock signals, synchronized with data signals, but proper operation even in combinational logic.

Characteristics of MO3;

- 1. Packeging Density; vercy high, VLSI usable.
- 2. Operation speed/propagation delay shigh, 50 nsec.
- 3. Process complexity is no process complexity.
- 4. Bower dissiption: very low power dissiption.
- 5. Noise Mergin : Maximum noise aviabilaty normal 14.
- 6. Fan out: Inbinity ban out.

Switching property of NMOS:

To get output signal minimum input may be greatere than V_{th}. It may be positive voltage. The condition—15-




when stwitch on transistor behave as 1KSZ and when switch of then it behave 101252.


Switching property of PMOS:

When vin be hogative voltage then the switch will be on and behave as 1KSZ. The bigurce of PMOS switching property-

CMOS Invarter:

The emos inverter consists of two transistor types which are processed and connected, as





$$A=0, B=0$$


$$| V_{DD} | V_{OD} | V_{O}=1$$


$$| V_{DD} | V_{O}=1$$


$$| V_{DD} | V_{O}=1$$

$$| V_{DD} | V_{O}=1$$

$$A = 0. B = 1$$
 1 Load
 1 Load







NOR Gate:

