











1	1	4	١
Poop	iem	7	

Here in the code A is a 3-bit width width output to show the unique bit possition for every possible cerses.

1.do (ob)

	Input (A)	output (B) indecimal	output (B) in binary
Mg L	000	3 3	II j
([DA][])	27	ETA) 7: 0/9	00
	010	* ~ 9	01
-1 mm - 1	011	. 2	10
=1,171 1 6	1.00 (2)	A) (1 -2/9	10
,	101	Let 1	10
	(10	0	00
		3(3)	

Problem 2:

Here dis aboit end around left shift regulated which operates at the negative edge of clk with load functions and of its the output of the shift regulater.

In the timing diagram we can elearly see that, for every after 5 clock yeles for every regative edge in the clk, there is a rise in the output quand after that repetitions a occur after every 5 clock eyeles.