

Here, Dwing Ti State, Address of momosty is sent out by using control signal ALE. M/IO is high dwing the whole bus-cycle which signifies memory is accessed in this cycle. DT/R is high means data is transmitted out to memory. DEN is enabled at the end of T, which means to anscelves on memory is connected. After that, Data to be written appear on data bas AD15 - ADo. WR is low from that time which defined woriting data to memory. At the end of Te, when memory was not Ready, TEST pin appears high and epu grenters idle estate. After two Wait states TEST becomes low and Peviting Pin appears high which signifies completion of data

- MOV CX, [12BEXH]

 MOV CL, [12BEXH]

 MOV CH, [12BE8H]

 OOT,

 MOV CX, OGBCIH
- b) 2 bus-cycles will be needed to read this 16 bit woord from an odd address which means it is an unaligned woord.


Dwing the 1st bus-cycle, BHF=0, Ao=1 and odd addressed LSB of the world is read from the high memory bank.


12BF7h Via D15 -D8 of data bus.

During the 2nd bus-cycle, $A_0 = 0$, BHE = 1 and Physical address is and o incremented to read the MSB of the woodd from the low Bank 12BE8h.



Connection Jose data torans-jest between processor and memory for, 2 byte data is drawn below! During 1st bus eyele; LSB of the world in D15-D8 Odd on High Even on low Bank 12BE9 Bank 12BE7 12BE8 12BE5 12BE 6 12BE3 120£4 A0=1 BHE=0. D12-D8 2nd bus-eyele; MSB of the woord in Dz-Do Down Even on Low odd on High Bank 12DE 8 12BE 5 12BE6 12BE4 $A_0 \approx 0$ BAB=1 D15-08 A19-A1





BHE = 1