

<u> Diode Transistor Logic (DTL)</u>






	NAND Gate Truth Table				
Α	В	C			
LOW	LOW	LOW	НІ		


Α	В	C	Y
LOW	LOW	LOW	HIGH
LOW			
LOW			
LOW	HIGH	HIGH	HIGH
HIGH	LOW	LOW	HIGH
HIGH	LOW	HIGH	HIGH
HIGH			
HIGH	HIGH	HIGH	LOW

Basic operation for different input combination


0'56 mA



$$V_{GE} = 0.8 \text{ V} \cdot \text{JVE} = 0 \cdot \text{V}_{B} = 0.8 \text{ V}_{CE} = 0.2 \cdot \text{Input} \quad \text{V}_{P} \quad \text{V}_{Y}$$



caculation Min



$$T_{c} = \frac{1}{R_{c}}$$

$$= 2.182 \text{ mA}.$$

$$KCL_{j}$$

$$T_{1} = I_{B} + I_{2}$$


$$0.56 = I_{B} + \frac{0.8 - 0}{R_{B}}$$


$$\frac{\text{Ic}}{\text{IB}} < \beta \Rightarrow \frac{2.182}{0.4} < \beta$$

$$\Rightarrow 5.46 < \beta$$


Noise Margin Calculation

Q. If all the inputs are high, then what is magnitude of noise voltage at one of the input terminals which will cause the gate to malfunction? Assume no load connected to output.





Q. If one of the inputs is <u>low</u>, then what is magnitude of noise voltage at low input terminal which will cause the gate to malfunction? Assume no load is connected to output.



Noise Margin

$$NM = \min(NM_{\perp}, NM_{H})$$

$$NM_{\perp} = 0.8 V$$

$$NM = 0.8 V$$

$$NM = 3.4 V$$

