## Lab Assignment Name! Imam Hossain ID: 18301276 CSE 3501 11/ Blowse; Section: 07 Semester! Summes 2021 Icely syn!

## Experiment No: 2

200	1		•		1		33	LOUR WY	1
	Input A	Input B	Y <sub>DA</sub>	VDB	YP,	IRI	I <sub>R2</sub>	1/6	Output
	0	0	0.658803	6,65 <b>880</b> *	0. (5 <b>889 6</b> 7	0.00237224	2.22%×16 <sup>1</sup>	0.516818	5
	0	1	0.676729	0	0.676729	0.00 236244	2,2229X10 <sup>-11</sup>	0.499497	5
a.		0	0	0.676729	0.676729	6. 60236244	2.2229×15 <sup>11</sup>	O.409497	5
		1	0	0	∨Ω 2. 5652	0.00155381	0.60 <i>26</i> 7803	0.823525	0.0091997
		-	•, •						

II J Table: Finding William ! I put

Input A	Input B	Xp 11-00	Time Dir.	output y
1-12-1	// O W	0.676729	0-499497	15
1 38200	1	2.15652	0.823525	0.6991997

Table :- 2

Pevitin<sup>®</sup>

Report!

Vec = +5V

Fig 1: Partial circuit when both inputs are logic High

2. Logic operation in the table 2 is logic invested. By keeping 1 input to High and wing the other input as input terminal, we can make this logic operation from NAND spendion.

When input is Logic Low, the corresponding diede will turn on and Vp becomes 0.7 v which is not enough to turn on

9 Echosal #

the towniston foor that, towniston will be in Cut-off mode and output will be we = +5V on Logic High.

On the other hand, when input is high, diode will act as an open circuit and vp the is "about 12.16 v which is enough to turn of the Hransis took on. Thus, output will become 950x1 Close. 760 0 Volt oon Copie Low and in this way it woodker white sea logic investes. of 3 When whoth inputs one ologic Low, both corresponding dides will be forward biased and up becomes close to 0.7 volt wowhich is not enough to two the transistor on For that reason, transistor will be in Cat-off mode and output will be We = +5 Volt. 120 100 Pevitin

Same goes Jost when one of the inputs is Logic low. But when both inputs are Logic High, both diodes will be in reverue biased on open cionaut. As a result, Vp becomes 2+5 Close to 2.2 volt which is enough to twon the townsiston on and keep the toransistor in saturation made. Thus Voe on output becomes close to 0.4 Volt 000 logic low and I'm this way this circuit performs NAND operation. 4. When one of the inputs is HIGH and offney one is low the operation made of 91 is cut-off mode on ve SVB.

# 109012+G

input A,B to 0.65 V on less than 0.65 V, then output will be always HIGH. So, maximum value is 0.65 Volt to keep the output tillett

Pevitin®

