Lab Assignment - 1 Name! Imam Hossain ID: 18301276 Blowse: CSE 350 Section: 507 4.848×10 4.246×10 1-3.195×10/1,729×1611 Semester : Summes 2021 1 captes vir

9 10 N

をおりた。			*	1			. 1	1	74	 2			1								
Se.		9996	\$125G		1.25%		10		731	Secretar 4		-	ecos)	 200	3						
ü	4	110	424	p -40		o acres	LOC OF	-													
16											-										

	Heste, VRI	2 Voltage	grob ves	W R2	1)		., 0
	YA	V _B	YRI	V _{R2}	IRI	IR2	VR=Y
30	Online	Noni	No Ma	1 0	1.193×10 ⁻²⁰	1.193×10-20	1.386×10-35
	0	NPW =	-1.22×10-9	0.01210	-4.42x10-12	4.41×10-5	4.41342
1	5		0.01219	1.22×10 ⁻⁹	4.41 ×10 ⁻⁵	-4.42×10 ⁻¹²	4.41342
	5 +	5 5 2x.2x x	6.13 × 10 3	6.13X10	2.218×10-5	2.218×10-5	4.43727

. orest of scolo Table 1: OR Grate Him apollor-

13	L .		1	-1	11, 11	1
ANGI	VB,	YRI	YR2	TRI	T _{R2}	$V_{R} = Y_{R}$
0	0	1	1 100	in divini	-2.218X10 ⁻⁵	4.437273 01562727
) (0)	5	0.012185	2.6007 _0 x10	-4.413×10-5	9.423× 10-12	4.413425 0.586575
 5	Co	2.6007X10-9	0.012185	9,423×10-12	-4.413X10 ⁻⁵	0.586575 1.413425
NES.	-5V-V	1.38×10	1.38×10	5×10-12	5×10-12	<u></u> ुष्ट

Table 2: AND Grate

Y	XI	V _{R2}	VRC.	T ₁	25.20	JB.	Ic	Y
. 0 - 1.35	0.6522	4.348	0	4.348x105	4.348 × 10-5	2	1.720×10 ¹¹	5
5	4.2067	5.9033	4.8019	0.0002864	5.7×105	0.0802209	0.00222358	0.168117

Table 3: Invented

#18301276 VRI = Voltage donop acordos RI presistos. Reposet! 181 PR 181 1) In Diode AND circuit, both the inputs must be possible foot the output to be high. then both diodes on one of the inputs is low, step be of footward biased. As a nesult, output Voltage will bend des low los close to Zeoto. on the other hand, when both inputs are high, both dioders will be reverse biased and act like a open Ciorcuit. Thus, the output Voltage become spett higher of 5 volt. (2) Yess, it woonky when VA=VB=6V and VR=5V. 0 0.562727 0 1 0.586575 1 1 1 VR2 1 RE so, it works like a dide AND cincuit. 4,9967 5.7032 4.8010 0.0002869 5.7 X16 5 0.002297 0.00222358 6.108 Table 31 Swestes

- 3) When the input is high, this R2 onexiston helps to keep the toransistan in saturation mode by maintaining the base voltage around 0.7 volt.
- 4) When the input is low, there will be no Curverent thorough the base. So, the toranvistoon will be in cutoff mode and output will be high. On the other hand, when the input is high. the both junctions of the toransierton will be forward biased and townsiston will twon on, Thus, the toransistoon will be in saturation mode by having the voltage difference between emitter and collector diclose to zero volt.

So, output will be low in that case.







