```
# Reading C:/modeltech 10.0c/tcl/vsim/pref.tcl
# // ModelSim SE 10.0c Jul 21 2011
# //
# // Copyright 1991-2011 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# // WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# // LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project ReadFile
# Compile of header.v was successful.
# Compile of jaa.v was successful.
# Compile of jaa tb.v was successful.
# Compile of file reader.v was successful.
# Compile of file reader tb.v was successful.
# Compile of file readmemh.v was successful.
# Compile of file writer.v was successful.
# Compile of file writer tb.v was successful.
# Compile of ram writer.v was successful.
# Compile of memory writer.v was successful.
# 10 compiles, 0 failed with no errors.
       vsim -novopt work.jaa_tb
# vsim -novopt work.jaa tb
# Refreshing C:\Users\Alireza Fatemi\Desktop\Verilog\work.jaa tb
# Loading work.jaa tb
# Refreshing C:\Users\Alireza Fatemi\Desktop\Verilog\work.jaa
# Loading work.jaa
# Refreshing C:\Users\Alireza Fatemi\Desktop\Verilog\work.memory writer
# Loading work.memory writer
# Break in Module jaa tb at C:/Users/Alireza Fatemi/Desktop/Innocence Lost/JAA/Verilogs/jaa tb.v line 18
     run -all
# Break key hit
# Break in Module jaa tb at C:/Users/Alireza Fatemi/Desktop/Innocence Lost/JAA/Verilogs/jaa tb.v line 7
# Break key hit
# Break key hit
     quit -sim
       vsim -novopt work.jaa tb
# vsim -novopt work.jaa tb
# Loading work.jaa tb
# Loading work.jaa
# Loading work.memory_writer
     run -all
# Break in Module jaa tb at C:/Users/Alireza Fatemi/Desktop/Innocence Lost/JAA/Verilogs/jaa tb.v line 18
     quit -sim
# Compile of header.v was successful.
# Compile of jaa.v was successful.
# Compile of jaa tb.v was successful.
# Compile of file reader.v was successful.
# Compile of file_reader_tb.v was successful.
# Compile of file_readmemh.v was successful.
# Compile of file_writer.v was successful.
# Compile of file writer tb.v was successful.
# Compile of ram writer.v was successful.
# Compile of memory writer.v was successful.
# 10 compiles, 0 failed with no errors.
       vsim -novopt work.jaa tb
# vsim -novopt work.jaa_tb
# Refreshing C:\Users\Alireza Fatemi\Desktop\Verilog\work.jaa tb
# Loading work.jaa tb
# Refreshing C:\Users\Alireza Fatemi\Desktop\Verilog\work.jaa
# Loading work.jaa
# Refreshing C:\Users\Alireza Fatemi\Desktop\Verilog\work.memory writer
# Loading work.memory writer
     run -all
# Opcode : 03
# 11100011101000000001000000000000
```

```
# Opcode : 04
# 11100011101000000001000000000001
# Opcode : 05
          3
# 111000111010000000010000000000010
# Opcode : 06 4
# 11100011101000000001000000000011
# Opcode : 07
          - 5
# Opcode : 08
          6
11100011101000000001000000000101
# Opcode : 3b
# 111010001011110100000000000000001
# 11100101100000010011000000000000
# Opcode : 3c
          8
# 111010001011110100000000000000001
# 11100101100000010011000000000001
# Opcode : 3d
# 111010001011110100000000000000001
# 11100101100000010011000000000010
# Opcode : 3e 10
# 111010001011110100000000000000001
# 11100101100000010011000000000011
# Opcode : 1a 11
# 11100101100100010011000000000000
# Opcode : 1b
         12
11100101100100010011000000000001
# Opcode : 1c 13
# 11100101100100010011000000000010
# Opcode : 1d 14
# 11100101100100010011000000000011
# Opcode : 60 15
# 111010001011110100000000000000110
# Opcode : 59 16
# 111010001011110100000000000000000
# 111010010010110100000000000000001
# Opcode : 5a 17
11101000101111010000000000000011
# 11101001001011010000000000000011
# Opcode : 5b 18
# 111010001011110100000000000000111
# 111010010010110100000000000000101
# Opcode : 5c 19
# 11101000101111010000000000000011
# 11101001001011010000000000000011
# 111010010010110100000000000000000
# Opcode : 5d 20
# 111010001011110100000000000000111
111010010010110100000000000000101
# Opcode : 5e
# 111010001011110100000000000001111
```

Not supported. xxxxxxxx 27

Break in Module jaa tb at C:/Users/Alireza Fatemi/Desktop/Innocence Lost/JAA/Verilogs/jaa tb.v line 18