

# Experiment 3 – Function Generator

Iman Rasouli – 810199425 / Parsa Sattari – 810199436

**Abstract:** In this experiment, we are to design an Arbitrary Function Generator which is capable of generating various waveforms, and then implement it on FPGA board.

**Keywords:** Function Generator – Waveform – AFG – Sine wave -selector

## I. EXPERIMENT

### A. Waveform Generator

The waveform generator's output must be one of the 7 waveforms mentioned in the manual. For this purpose, a 7-to-1 multiplexer can be used so that any of its 7 inputs corresponds to one of those waveforms.

For the first 3 waveforms, which are reciprocal, square and triangle, we need a counter. (Fig. 1)

```
always@(posedge clk, posedge rst)begin
if(rst)
    count <= 8'b00000000;
else
    count <= count + 1;
end
```

Fig 1. Counter's Verilog Description

To have reciprocal waveform, we approximate a function close to it. In this case, we considered  $\frac{255}{255-x}$ . (Fig. 2)




Fig 2. Plot of the function

We just need to assign this value to the output of the reciprocal module. (Fig. 3)

```
always@(posedge clk)begin
    OutRec <= 255 / (255 - count);
end
```

Fig 3. Reciprocal wave Verilog Description

Forming the square waveform is as easy as setting the output to 1 for the first half of the count and 0 for the rest. (Fig. 4)

```
always@(posedge clk)begin
    if (count < 128)
        OutSquare <= 8'b00000000;
    else
        OutSquare <= 8'b11111111;
end
```

Fig 4. Square wave Verilog Description

For the third waveform, this piecewise function does the work. (Fig. 5)

$$f(x) = \begin{cases} 2x, & x < 128 \\ 511 - 2x, & x \geq 128 \end{cases}$$




Fig 5. Plot of the function

Like what we've done before, we assign this value to the proper output. (Fig. 6)

```
always@(posedge clk)begin
    if (count < 128)
        OutTri <= count << 1;
    else
        OutTri <= (511 - count << 1);
end
```

Fig 6. Triangle wave Verilog Description

Sine wave can be generated by the recursive equations mentioned in the manual and to implement that, we use 4 registers. To have a better resolution, all the calculations are performed with 16-bit precision and eventually, the 8 most significant bits are considered as the output. Also, a constant offset is added to the wave because all the values must be positive. The corresponding Verilog description can be seen below. (Fig. 7)

```
always@(posedge clk)begin
    OutSine = A + {B[15],B[14],B[13],B[12],B[11],B[10],B[9],B[8],B[7],B[6],B[5],B[4],B[3],B[2],B[1],B[0]};
    C = B - {OutSine[15], OutSine[14], OutSine[13], OutSine[12], OutSine[11], OutSine[10], OutSine[9], OutSine[8], OutSine[7], OutSine[6], OutSine[5], OutSine[4], OutSine[3], OutSine[2], OutSine[1], OutSine[0]};
    A <= OutSine;
    B <= C;
end
```

Fig 7. Sine wave Verilog Description

Full-wave and half-wave rectified waveforms are made from sine wave. As far as the original sine wave is positive, they have exactly the same value, but when the sine wave turns negative, it has to be inverted for FW and zero for HW. (Fig. 8)

```

always@(posedge clk)begin
    if (OutSine[15] == 1)
        OutFWR <= ~OutSine;
    else
        OutFWR <= OutSine;
end

always@(posedge clk)begin
    if (OutSine[15] == 1)
        OutHWR <= 0;
    else
        OutHWR <= OutSine;
end

```

Fig 8. Full-wave and half-wave rectified Sine waves Verilog Description

One of function generator outputs is DDS. DDS is used for generating arbitrary phase tunable output from a single fixed-frequency reference clock. The output of DDS module is a quantized version of the output files (in this experiment a sinusoid). The period of this signal is controlled by a phase control value. To generate DDS wave, we need a ROM to store “sine.mif” file’s data. As we set the “Phase\_ctrl” signal the ROM sends data in order of “Phase\_ctrl” value.

To implement this functionality, we need an adder to set ROM address and a register due to synchronize adder and ROM (because the ROM has clock).




Fig 9. DDS Schematic Diagram

```

19 module DDS_In(input clk, rst, input [1:0] Phase_ctrl, output reg [7:0] regOut);
20
21 wire [7:0] regIn;
22
23 always@(posedge clk, posedge rst)begin
24     if(rst)
25         regOut <= 8'b0;
26     else
27         regOut <= regIn;
28 end
29
30 assign regIn = regOut + Phase_ctrl;
31 endmodule

```

Fig 10. DDS Verilog Description

Note: To avoid using multiplexer between waveform generator and DDS output, we consider the DDS output as an input for waveform generator and it will be considered as one of waveform generator’s multiplexer inputs.

Therefore we have the wave generator full description:




Fig 11. Waveform Generator Schematic Diagram

```

35 module Waveform_Generator(input clk, rst, input [2:0]Sel, input [1:0] DDS, output reg [1:0] WaveOut);
36
37 reg [1:0] count, OutRec, OutSquare, OutTri;
38 reg [15:0] OutSine, OutFWR, OutHWR, A = 16'b0, B = 16'd30000, C;
39
40 always@(posedge clk, posedge rst)begin
41     if(rst)
42         count <= 8'b00000000;
43     else
44         count <= count + 1;
45     end
46
47 //Reciprocal
48 always@(posedge clk)begin
49     OutRec <= 25/(255 - count);
50 end
51
52 //Square
53 always@(posedge clk)begin
54     if (count < 128)
55         OutSquare <= 8'b00000000;
56     else
57         OutSquare <= 8'b11111111;
58     end
59
60 //Triangle
61 always@(posedge clk)begin
62     if (count < 128)
63         OutTri <= count << 1;
64     else
65         OutTri <= (255 - count << 1);
66     end
67
68 //Sine
69 always@(posedge clk)begin
70     OutSine = A + (B[15:0], B[14:0], B[13:0], B[12:0], B[11:0], B[10:0], B[9:0], B[8:0], B[7:0], B[6:0], B[5:0], B[4:0], B[3:0], B[2:0], B[1:0], B[0:0]);
71     C = B - (OutSine[15], OutSine[14], OutSine[13], OutSine[12], OutSine[11], OutSine[10], OutSine[9], OutSine[8], OutSine[7], OutSine[6], OutSine[5], OutSine[4], OutSine[3], OutSine[2], OutSine[1], OutSine[0]);
72     A <= OutSine;
73     B <= C;
74 end
75
76 //Full-wave rectified
77 always@(posedge clk)begin
78     if (OutSine[15] == 1)
79         OutFWR <= ~OutSine;
80     else
81         OutFWR <= OutSine;
82     end
83
84 //Half-wave rectified
85 always@(posedge clk)begin
86     if (OutSine[15] == 1)
87         OutHWR <= 0;
88     else
89         OutHWR <= OutSine;
90 end
91
92 end
93
94 always@(posedge clk)begin
95     WaveOut = 8'b0;
96     case(Sel)
97         3'b000 : WaveOut <= OutRec;
98         3'b001 : WaveOut <= OutSquare;
99         3'b010 : WaveOut <= OutTri;
100        3'b011 : WaveOut <= OutSine[15:0] + 128;
101        3'b100 : WaveOut <= OutFWR[15:0] + 128;
102        3'b101 : WaveOut <= OutHWR[15:0] + 128;
103        3'b110 : WaveOut <= DDS;
104    endcase
105 end
106 endmodule

```

Fig 12. Waveform Generator Verilog Description

By providing a testbench for module above, we have the waveforms:




Fig 13. Waveform Generator Output\_ Reciprocal




Fig 14. Waveform Generator Output\_ Square




Fig 15. Waveform Generator Output\_ Triangle




Fig 16. Waveform Generator Output\_ Sine




Fig 17. Waveform Generator Output\_ Full-wave Rectified




Fig 18. Waveform Generator Output\_ Half-wave Rectified




Fig 19. Waveform Generator Output\_ DDS\_ Phase\_ctrl = 1

### B. Digital to Analog conversion using PWM

Waveform generator has a digital output. It means it has a discrete value between 0 and 255. But we need to convert it to an analog signal. There are two major methods for this purpose. The one that we used was Pulse Width Modulation (PWM). In this method, the period of each pulse depends on the value of the signal in a specified period.

PWM module has a counter in it. At every single clock, if the value of the input is higher than the count, the PWM output becomes one.

By Averaging this signal, which is done by adding a low-pass filter (RC circuit) at the end part of it, our signal can be converted to analog.

```

108 module PWM(input clk, rst, input [7:0] Wave_out, output reg PWM_out);
109     reg [7:0] count;
110
111     always@(posedge clk, posedge rst)begin
112         if(rst)
113             count <= 8'd0;
114         else
115             count <= count + 1'b1;
116         end
117
118     always@(posedge clk)begin
119         if (count < Wave_out)
120             PWM_out <= 1'b1;
121         else
122             PWM_out <= 1'b0;
123         end
124     endmodule

```

Fig 20. PWM Verilog Description

### C. Frequency Selector

In order to set the frequency of the output signal, a frequency selector is required. This can be implemented by a frequency divider which is a simple up-counter.

Due to the limited frequency of the FPGA, we cannot adjust the frequency to whatever we want; We assign our 3-bit input to the least significant bits of the frequency selector.

In this case, our frequency won't change significantly but we won't cross the limits either.

```

1 module Frequency_Selector(input clk, rst, init, input[2:0] PI, output ClkWG);
2
3     reg [8:0] count;
4     wire ldCheck;
5     assign ldCheck = init | ClkWG;
6
7     always@(posedge clk, posedge rst, posedge ldCheck)begin
8         if(rst)
9             count <= 8'b0;
10        else
11            if(ldCheck)
12                count <= {6'b011001, PI};
13            else
14                count <= count + 1;
15        end
16        assign ClkWG = &count;
17    endmodule

```

Fig 21. Frequency Selector Verilog Description

We need a “init” signal that when issued, counter starts to count. After the counting is finished, the counter should reset to its parallel load and start counting from its Parallel load. So, the “init” signal is just for initializing the counter and it should be issued once at the beginning of the function generator progress.

Here is the functionality of frequency selector:




Fig 22. Frequency Selector output for “PI = 508”




Fig 23. Frequency Selector output for “PI = 509”




Fig 24. Frequency Selector output for “PI = 510”

And a general view:




Fig 25. Frequency Selector output general view

According to wave, the higher “PI” will result higher frequency (up-counter counts less, so frequency will divide by a smaller number).

Here is the functionality of frequency selector based on “Phase\_ctrl” value in DDS module:




Fig 26. Frequency Selector checking accuracy using DDS

As it shown in waveform, the higher the “Phase\_ctrl” value, the higher the frequency will be.

#### D. Amplitude Selector

One option in function generator is the amplitude of the generated wave. This module scales down the amplitude of waveforms by dividing the output amplitude by a number. For this, we have 4 modes for the output duo to table 2 in manual. This can be implemented by a 4 to 1 multiplexer.

```

1 module Amplitude_Selector(input [1:0] AmpSel, input [7:0] WaveOut, output reg [7:0] AmpWave);
2 always@(AmpSel, WaveOut)begin
3     case(AmpSel)
4         2'b00 : AmpWave <= WaveOut;
5         2'b01 : AmpWave <= WaveOut >> 1;
6         2'b10 : AmpWave <= WaveOut >> 2;
7         2'b11 : AmpWave <= WaveOut >> 3;
8     endcase
9 end
10 endmodule

```

Fig 27. Amplitude Selector Verilog Description

To have desired amplitude, we should set the “AmpSel” that is the selector of multiplexer.

Here we have different modes of amplitude selector via sine wave:




Fig 28. Amplitude Selector output for “AmpSel = 0”




Fig 29. Amplitude Selector output for “AmpSel = 1”




Fig 30. Amplitude Selector output for “AmpSel = 2”




Fig 31. Amplitude Selector output for “AmpSel = 3”

According to the waves, the amplitude is divided by 2, 4 and 8 respectively.

#### E. The Total design

We have all the components together:




Fig 32. Function Generator Total Design

After synthesizing the design and program the FPGA, via RC circuit and oscilloscope we have the function generator:



## I. Reciprocal




Fig 33. Reciprocal wave

## II. Square




Fig 34. Square wave

## III. Triangle




Fig 35. Triangle wave

## IV. Sine




Fig 36. Sine wave

## V. Full-wave rectified




Fig 37. Full-wave rectified

## VI. Half-wave rectified




Fig 38. Half-wave rectified

## VII. DDS

Based on value of "Phase\_ctrl" we have 3 waves:




Fig 39. DDS wave with "Phase\_ctrl = 1"




Fig 40. DDS wave with "Phase\_ctrl = 2"




Fig 41. DDS wave with “Phase\_ctrl = 3”

As it shown in scope, we can see the relation between “Phase\_ctrl” and wave’s frequency.

For amplitude selection (via Sine wave) we have:




Fig 42. Sine wave, Amplitude = 1.5



Fig 43. Sine wave, Amplitude = 0.75




Fig 44. Sine wave, Amplitude = 0.375

For frequency selection (via Triangle wave), we will have:




Fig 45. Triangle wave, Frequency = 1.344 KHz




Fig 46. Triangle wave, Frequency = 1.302 KHz




Fig 47. Triangle wave, Frequency = 1.282 KHz

As we see, frequency changes are not very noticeable because we consider “PI” as least significant bits of up-counter parallel load.

## II. CONCLUSIONS

In this experiment we designed an arbitrary function generator with different waves and amplitude frequency selection. First provide a Verilog description for module, then synthesizing design and map on FPGA board, and finally convert digital output to analog using PWM and RC circuit to have the waveforms in analog space.

## III. REFERENCES

- [1] Katayoon Basharkhah and Zahra Jahanpeim and Zain Navabi, *Digital Logic Laboratory*, University of Tehran, Fall 1401.