


Computer Structure and Language

8086/8088 Hardware Design

Hamid Sarbazi-Azad
Department of Computer Engineering
Sharif University of Technology (SUT)
Tehran, Iran



(c) Hamid Sarbazi-Azad

Computer Structure & Language, Lecture#9: Hardware and interfacing

3

8086 Status Signals Encoding

Encoding of BHE⁻ and A₀

BHE ⁻	A ₀	Operation
0	0	Word (16-bit) will be access
0	1	Upper or odd byte will be access
1	0	Lower or even byte will be access
1	1	None

Encoding of S₄ and S₃

S ₄	S ₃	Segment in use
0	0	Alternate data (ES)
0	1	Stack (SS)
1	0	Code (CS) or none
1	1	Data (DS)

Encoding of S₂, S₁ and S₀

S ₂	S ₁	S ₀	Operation
0	0	0	Interrupt acknowledge
0	0	1	Read I/Q port
0	1	0	Write I/Q port
0	1	1	Halt
1	0	0	Code access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive

Encoding of QS₁ and QS₀

QS ₁	QS ₀	Characteristics
0	0	No operation
0	1	First byte of op-code from queue
1	0	Empty the queue
1	1	Subsequent byte from queue

Diagram of 8086 Memory Banks

S₅: Reports IF content to outside.

S₆: Indicates if 8086 is bus master. It is always low indicating that 8086 is bus master. If tristated, another bus master has taken control of the bus.

S₇: Used by 8087 to know if CPU is 8086 or 8088.

(c) Hamid Sarbazi-Azad

Computer Structure & Language, Lecture#9: Hardware and interfacing



4



8086 System in Minimum Mode



Minimum Mode 8086 System



8086 Pin Connections

2









Input/Output Device Interfacing:


- **Memory Mapped:** I/O device is treated as a location of memory address space.
- **I/O Mapped:** I/O device is accessed in I/O address space.



Memory Mapped I/O device interfacing

Assume (DS)=0:

```

mov  cx, word ptr [0fff0h];    == read from input device into cx
mov  word ptr [8000h], bx;    == write (bx) to the output device
add  dx, word ptr [0fff0h]    == read from input device & add to dx
  
```






```
display    endp
```

18



(c) Hamid Sarbazi-Azad

Computer Structure & Language, Lecture#9: Hardware and interfacing

19

I/O Schemes:

1. **Programmed I/O:** CPU is involved in checking for data availability and for data movement.

2. **Interrupted I/O:** CPU is involved for data movement.

3. **Direct memory Access (DMA):** CPU is not involved in I/O operation.

DMA Controller

Source Address Register

Destination Address Register

Data Transfer Counter

Command Register

Status Register

Processors

Memory Banks

I/O Devices

DMA Controller

(c) Hamid Sarbazi-Azad

Computer Structure & Language, Lecture#9: Hardware and interfacing

20

Design Example 1: Build a power-efficient 8-digit 7-segment display (Interrupted).

The diagram illustrates the hardware for an 8-digit 7-segment display. Key components include:

- 74244:** A hex inverter with open-drain outputs, used for signal inversion and buffering.
- Address Decoder:** Receives address signals (A0-A19) and outputs to the displays.
- D-FF (Data Flip-Flop):** Receives data from the bus (D0-D7) and outputs to the displays.
- Pulse Generator:** Provides a 50 Hz clock signal to the D-FF.
- 7-segment Displays:** Eight displays, labeled #0 to #7, each with seven segments (7, 4, 3, 7, 3) and a common cathode (LE).

10

(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing21

Design Example 1: Build a power-efficient 8-digit 7-segment display (cont).

display_buf: db 8 dup (0) ; a global buffer accessed by producer & displayer

displayer proc far ; this is executed as timer interrupt service routine

%push (flags, dx, ax, bx) ; push used registers

mov si, index

mov al, byte ptr display_buf [si]

lea bx, seven_seg

xlat

mov dx, 1000h

out dx, al

mov dx, 3000h

mov al, order

out dx, al

rol order, 1

dec index

and index, 7

%pop (bx, ax, dx, flags) ; pop used registers

iret

index: dw 7

seven_seg: db 0, 60h, 0DAh, 0F2h, 66h, 0B6h, 0BEh, 0E0h, 0FEh, 0F6h, 10FEh

order: db 0FEh

displayer endp


In main program, at the beginning:

mov ax, 0

mov es, ax

mov es: [200h], offset displayer

mov es: [202h], seg displayer



digit	abcdefgh
0	11111100
1	01100000
2	11011010
3	11110010
4	01100110
5	10110110
6	10111110
7	11100000
8	11111110
9	11110110
.	00000001

(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing22

Design Example 2: Build a 8x8 keyboard (interrupted).

Readkey proc far

; Push used registers

; Wait for 20 ms

mov dx, 1000h

again: mov row, -1

clc

loop1: rcr al, row

mov al, row

out dx, al

in al, dx

cmp al, -1

je loop1

; Extract keycode from (row)


; and (al) and put it into the

; global Keyboard Buffer

; Pop used registers

iret

Readkey endp



In main program, at the beginning:

mov ax, 0


mov es, ax

mov es: [200h], offset Readkey


mov es: [202h], seg Readkey

11

Taking the control of the bus



Bus request and bus grant timings in minimum mode system



Bus request and bus grant timings in maximum mode system



8087 Coprocessor


Introduced by Intel in 1980 to speed up computations for [floating-point](#) arithmetic, such as [addition](#), [subtraction](#), [multiplication](#), [division](#), and [square root](#). It also realize [exponential](#), [logarithmic](#) and [trigonometric](#) calculations, and besides floating-point numbers it could also operate on large binary and decimal integers.

Main Features:

- Floating point (32-bit short, 64-bit long, 80-bit extended) numbers
- 18 digit decimal numbers
- Eight 80-bit internal registers









(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing28

VSCOP: Vector-Signal Coprocessor

List of instructions

type	Instruction	Mnemonic	Code	Function	Execution time (clock cycle)
INTERNAL	Vector Clear	<u>vclr</u> V0 <u>vclr</u> V1	DBE8 DBE9	$V0 \leftarrow 0$ $V1 \leftarrow 0$	1024 1024
	Vector Addition	<u>vadd</u> V0 <u>vadd</u> V1	DBEA DBEB	$V0 \leftarrow V0 + V1; ACC \leftarrow ACC + \sum_{i=0}^{255} V0[i] + V1[i];$ $V1 \leftarrow V0 + V1; ACC \leftarrow ACC + \sum_{i=0}^{255} V0[i] + V1[i];$	1024 1024
	Vector Subtraction	<u>vsub</u> V0 <u>vsub</u> V1	DBEC DBED	$V0 \leftarrow V0 - V1; ACC \leftarrow ACC + \sum_{i=0}^{255} V0[i] - V1[i];$ $V1 \leftarrow V0 - V1; ACC \leftarrow ACC + \sum_{i=0}^{255} V0[i] - V1[i];$	1024 1024
	Vector Multiplication	<u>vcon</u>	DBEE/DBEF	$ACC \leftarrow ACC + \sum_{i=0}^{255} V0[i] * V1[i];$	1024
MEMORY	Vector Load	<u>vld</u> V0,Addr <u>vld</u> V1,Addr	D9 mod* 001 r/m* DD mod 001 r/m	$V0 \leftarrow \text{Memory}[\text{Addr}];$ $V1 \leftarrow \text{Memory}[\text{Addr}];$	1024 1024
	Vector Store	<u>vst</u> V0,Addr <u>vst</u> V1,Addr	DB mod 001 r/m DF mod 001 r/m	$\text{Memory}[\text{Addr}] \leftarrow V0;$ $\text{Memory}[\text{Addr}] \leftarrow V1;$	1024 1024
	Load Accumulator	<u>ldacc</u> Addr	DB mod 100 r/m	$ACC \leftarrow \text{Memory}[\text{Addr}];$	12
	Store Accumulator	<u>stdacc</u> Addr	DB mod 110 r/m	$\text{Memory}[\text{Addr}] \leftarrow ACC;$	12



(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing31

VSCOP:
Vector-Signal
Coproprocessor

Discrete implementation using
TTL MSI/LSI ICs




(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing32

VSCOP:
Vector-Signal
Coproprocessor

Performance Evaluation

$$\text{SpeedUp}(F, n) = \frac{T_{8088}(F, n)}{T_{8088+VSCO}(F, n)}$$



(c) Hamid Sarbazi-Azad

Computer Structure & Language, Lecture#9: Hardware and interfacing

33

End of Slides