

# Computer Structure and Language


Hamid Sarbazi-Azad  
Department of Computer Engineering  
Sharif University of Technology (SUT)  
Tehran, Iran



(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#2: Memory & Instruction Format 2


## Computer System

In famous stored-program computer structure of John von Neumann (known as von Neumann model), CPU is connected to the memory system and I/O devices.



## Main Memory

From the machine language programmer's view point, **main memory** is an array of locations addressed from 0 to  $M-1$  ( $M$  being the memory size).



## Main Memory


All accesses to memory are realized via two registers:

- **MAR** (Memory Address Register),
- **MBR** (Memory Buffer Register), and
- two control signals (**Read** and **Write**).

The address of the location to be read/written is placed in MAR.

The data communicated with memory is resided in MBR or MDR (Memory Buffer/Data Register).

What is MAR's size in bits?  
What is MBR's size in bits?



## Main Memory


**Example:** In a 16x16 bit memory, show the steps of writing 5010 in address 5.

Write Operation:

Step 1. Store 5 in MAR.

Step 2. Store 5010 in MBR.

Step 2. Activate Write signal.  
(data written in memory)




## Main Memory

**Example:** In a 16x16 bit memory, show the steps of reading from address 13.

Read Operation:

Step 1. Store 13 in MAR.

Step 2. Activate Read signal.  
(data is read into MBR)



## Main Memory

**Notation.** We use  $M_{addr}$  to show a memory location with address  $addr$ .

For example,  $M_{1000}$  indicates location# 1000 in the main memory.

The content of a memory location (or register, e.g. MAR or MBR) is shown by a pair of parentheses around the location address.

For example,  $(M_{1000})$  indicates the data stored in location# 1000 in the main memory.

## Main Memory

**Example:** In the following 16-location main memory, we have:


- $(M_9) = 91$
- $M_{(M_0)}$  indicates location#10
- $(M_{(M_1)}) = 111$

Now, by command  
 $M_{10} \leftarrow (M_{12});$   
 we mean copy the content of memory location#12 into memory location#10 .

→ so, we have  $(M_{10}) = 1120$

By command  
 $MBR \leftarrow (M_{(MAR)});$   
 we mean moving the content of memory location addressed by MAR into MBR.

→ or Read Operation!



(c) Hamid Sarbazi-Azad      Computer Structure & Language -- Lecture#2: Memory & Instruction Format      9

## Main Memory

What happens after realizing the below command?

$$M_{(M_0)} \leftarrow (M_0) + (M_{(M_4)});$$

→ We have  $(M_{10}) = 124$

MAR (4 bits) → 4 → 4x16 DECODER

Memory Array (16 rows, 16 bits each):

0	10
1	11
2	21
3	31
4	14
5	1010
6	61
7	17
8	81
9	91
10	110
11	111
12	1120
13	131
14	114
15	115

Read → Memory Array

Write ← Memory Array

Memory Array ↔ 16-bit Bus ↔ MBR (16 bits)

(c) Hamid Sarbazi-Azad      Computer Structure & Language -- Lecture#2: Memory & Instruction Format      10

## Main Memory

### Memory Characteristics:

- **Addressable unit:** The smallest group of bits that has a unique address in memory. It is 8 bits in most machines.
- **Access width/length:** The number of bits that can be read or written in one memory access. It is different from machine to machine.
- **Word:** The number of bits of the operands that CPU process when a machine instruction is executed. It is n-bit in an n-bit machine. In first generation CPUs, we had n=8 or 16. For most current machines we have n=32. But machine with n=64 and larger word sizes are also available.

Typically, Addressable unit size < Word size < Access width.

If not explicitly mentioned, then assume all are of equal size.


## Sample Main Memory Architecture

Addressable unit = 8 bits

Word size = 32 bits

Access length = 32 bits

Memory capacity =  $2^{16}$  addressable units =  $2^{14}$  words




## Word Alignment

**Aligned Word Memory Architecture:** Word address is a multiple of its length. In below memory @ 0, 4, 8, 12, ...

→ Word is read/written in one memory access 😊

**Unaligned Word Memory Architecture:** Word address can be anything. In below memory @ 0, 1, 2, 3, ...


→ Word may be read/written in two memory accesses ☹️



## Endianness

**Big Endian:** When word is stored from most significant addressable unit toward least significant addressable units in consecutive memory addresses. Word  $B_3B_2B_1B_0$  @ 0004h.

**Little Endian:** When word is stored from least significant addressable unit toward most significant addressable units in consecutive memory addresses. Word  $B_3B_2B_1B_0$  @ 0008h.



## Instruction Format

An Imperative Sentence in human languages is formatted as:

**Subject** + **verb** + **Object(s)**.

**Example:** Mohsen please call Mike.

In machine language, we follow a similar format.

Note that in a computer the only Subject is CPU. So, we need not mention it.

So, a machine instruction looks like:

**Verb** + **Object(s)** or **Operation** + **Operand(s)**

## Instruction Format

So, a machine instruction looks like:

**Operation** + **Operand(s)**.

Operation can be coded by a bit pattern named Operation Code (or **OpCode**) and Objects are location addresses indicating **Operand(s)** in binary patterns.

So, the instruction format in an **n-address machine** looks like:



## Instruction Format

**Example:** In a 2-address machine:

- memory size is 128 units of 16 bits.
- Operations include **Add** (opcode=00), **Subtract** (opcode =01), **Move** (opcode=10), and **No-operation** (opcode=11).



For example, machine instruction **01 0001111 0001010** means the operation is **Subtract** and the two operands are  $M_{15}$  and  $M_{10}$ .

So, the notational instruction can be shown as:

$$M_{15} \leftarrow (M_{15}) - (M_{10});$$



## Opcode

### What information can Opcode give?

1. Operation type: **add, sub, ....**
2. Number of operands (if multiple has multiple instruction formats)
3. Instruction length (if machine has multiple instruction formats)
4. Type of operands: **integer, real, signed, ...**
5. Length of operands: **8 bits, 16 bits, n bytes**
6. Addressing mode of operands: **direct, indirect,...**

## The 6 internal machine paths

Path #1: Fetching instructions


Path #2: Data access

Path #3: Command/status communication

Path #4: Special data access (immediate data)

Path #5: I/O data (via CPU)

Path #6: I/O data (by DMA)



## The 6 internal machine paths

**Example:** The 2-address machine with 4 instructions

**Add** (opcode=00),

**Subtract** (opcode =01),


**Move** (opcode=10), and

**No-operation** (opcode=11), and 128-location memory.



To fetch and execute machine instruction **01 0001111 0001010** the internal paths are used as follows:

1. Path#1 to fetch instruction **01 0001111 0001010** to CU.
2. Path#2 to get data ( $M_{15}$ ) to ALU.
3. Path#2 to get data ( $M_{10}$ ) to ALU.
4. Path#3 to send subtract command (opcode = **01**) to ALU.
5. Path#2 to write result to  $M_{15}$ .



**END OF SLIDES**