Computer Structure and Language

Hamid Sarbazi-Azad

Department of Computer Engineering Sharif University of Technology (SUT) Tehran, Iran





Example Machine 3: Flash Back


In a 2-address machine, we have:


- Main memory size: 2¹⁶ addressable units (each 8 bits)
- Word size: 16 bits, unaligned, big endian
- Addressing modes: Memory Direct, Memory Indirect
- Conditional jump instructions to make loops
- The instruction format shown below:












Addressing modes (cont.)


- 1. Direct
- 2. Indirect
- 3. Immediate
- 4. Indexed
- 5. Implied/Inherent
- 6. **Relative**: The address is calculated by adding the address displacement in the IF and content of PC (program counter). This is because most branches target a location near the branch itself. So, instead of having the full target address in IF, the displacement is kept which is shorter in bits.

Example: jcxz loop_addr ; in 8086/88 processor

If the (cx)=0 then the PC is added with an 8-bit number in the IF.

Note: Here, the 8-bit displacement for **loop_addr** label is generated by the assembler using the target address of branch and current location address.





```
Example Machine 7:

• What is the size of machine registers?

L<sub>MAR</sub> = 32 bits;

L<sub>MBR</sub> = 32 bits;

L<sub>ACC</sub> = 32 bits;

L<sub>IR</sub> = 40 bits;


L<sub>PC</sub> = 32 bits;

- Write an assembly program to sort a 100-element array.


Translate the assembly code into machine code.


• Write a program to summate the first 100 prime numbers.

Translate your assembly code into machine code.
```




```
Example Machine 7:
Write an assembly program to sort (ascending order) a 100-element array and translate
it to machine code.
                100h
         org
                                             load
                                                     р
   loop: load
               (p)
                                                     4
                                             subi
         store temp1
                                             store
         load
               р
                                             jmp
                                                     loop
         addi
               4
                                      continue:
         store p
                                             load
                                                     р
         load
                (p)
                                                     array+396
                                             subi
         store temp2
                                             jnz
                                                     loop
         sub
               temp1
                                             jmpl
                                                     OS_return_point
         jpos
               continue
                                             dw
                                                     array
   ; swapping elements
                                                     ?
                                      temp1: dw
         load temp1
                                      temp2: dw
         store (p)
                                                     80000000h
                                             dw
         load
               р
                                      array:
                                             dw
                                                     100 dup(?)
         subi
               4
         store p
                                             end
         load
               temp2
         store (p)
```








Addressing modes (cont.)


- 1. Direct
- 2. Indirect
- 3. Immediate
- 4. Indexed
- 5. Implied/Inherent
- 6. Relative
- 7. **Segmented**: Final address (sometimes called physical address) is calculated by **adding** the memory address calculated by the fields in IF (sometimes called logical address) and the content of **Segment Register**.

















Multiuser support of segmented addressing

- The OS keeps a table of active users' information.
- When a user is taking control of CPU, the vital data (registers' contents including segment or page register, PC, Status Register, ...) called Context of the previous user is stored into the memory and the Context of the next user is loaded from memory.
 This is called Context Switching.
- · Context switching is time consuming
 - → longer time slice can better utilize CPU.
- Some modern designs use large Register files to implement zerolatency context switching (GPUs are examples).

User ID	Segment Start Address	Segment End Address	Access Rights /Priorities	Pointer to User's Context	
User #1	0107FD5D	01FFFFFF	Write/Read/Supervi	00010200	
User #2	000F0000	001FFFFF	Write/Read	00010300	
User #N	F00FDDC0	FF000000	Write/Read/Supervi	00010900	

END OF SLIDES