



Sharif University of Technology
Department of Computer Engineering

Digital System Design

Static Timing Analysis (STA)

Siavash Bayat-Sarmadi


Timing Analysis

2

- To check if the circuit meets timing constraints
 - ▣ Timing the most important among all constraints
 - Design not working if not met
 - Compared with area, power, etc.
 - ▣ Timing constraints
 - Setup time
 - Hold time
 - Maximum clock frequency

Timing Analysis (Cont.)

3



Timing Analysis (Cont.)

4

Static

- ❑ Checks every path
- ❑ Fast
- ❑ Timing only
- ❑ Synchronous only
- ❑ No input/output vectors

Dynamic

- ❑ Difficult to cover all paths
- ❑ Time and computation intensive
- ❑ Functionality and timing
- ❑ Both syn. and async.
- ❑ Uses input/output vectors

STA Outline

5

- Timing paths
- Calculating setup and hold times
- Checking setup and hold violations
- Calculating maximum frequency
- Fixing setup and hold violations

Timing Paths

6

□ Data path

▣ Start point

- Input port of the design
- Clock pin of the sequential cell (flip-flop, etc.)

▣ End point


- Output port of the design
- Data input pin of the sequential cell

▣ Four different combinations

Timing Path (Cont.)

7

□ Data path



Timing Path (Cont.)


8

- Clock path
 - ▣ Start point
 - Clock input port
 - ▣ End point
 - Clock pin of the sequential cell

Timing Path (Cont.)

9

□ Clock path



Timing Path (Cont.)


10

- Asynchronous path
 - ▣ Start point
 - Input port of the design
 - ▣ End point
 - Asynchronous set/reset/clear pin of the sequential cell

Timing Path (Cont.)

11

□ Asynchronous path



Timing Path (Cont.)


12

- Critical path
 - ▣ Path with the longest delay in a design
 - ▣ Limits maximum clock frequency
- Launch path
 - ▣ Clock path of launch flip-flop
 - ▣ Responsible for launching the data
- Capture path
 - ▣ Clock path of capture flip-flop
 - ▣ Responsible for capturing the data
- Data path

Timing Path (Cont.)


13

- Launch flip-flop: UFF0
- Capture flip-flop: UFF1



Timing Path (Cont.)

14




Setup and Hold Time

15

- Setup time
 - ▣ Minimum amount of time that the synchronous data signal must be stable before the active edge of the clock
- Hold time
 - ▣ Minimum amount of time that the synchronous data signal must be stable after the active edge of the clock
- Dependent on the internal circuitry of the flip-flop

Setup and Hold Time (Cont.)

16



Setup and Hold Time (Cont.)

17

□ Setup violation

- ▣ If the data is not stable T_{su} time before the active clock edge


□ Hold violation

- ▣ If the data is not stable T_{hd} time after the active clock edge

Setup and Hold Time (Cont.)

18

1. What is the minimum time DIN must be stable before/after the active clock edge so that there's no violations?




Setup and Hold Time (Cont.)

19

Setup analysis

- It takes DIN signal T_{pd} (DIN) time to reach D input
- Must be there T_{su} (D) time before the CLK edge
- $T_{su}(\text{DIN}) = T_{pd}(\text{DIN}) + T_{su}(\text{D})$




Setup and Hold Time (Cont.)

20

□ Hold analysis


- DIN must be stable at D input $T_{hd}(D)$ time after the CLK edge
- It means that the next DIN must not reach DIN till then
 - $T_{hd}(DIN) = T_{hd}(D) - T_{pd}(DIN)$



Setup and Hold Time (Cont.)

21

2. How about this one?




Setup and Hold Time (Cont.)

22

□ Setup analysis

- ▣ Same as previous
- ▣ But clock edge arrives a little later
- ▣ So DIN has a bit more time to reach D
- ▣ $T_{su}(DIN) = T_{pd}(DIN) + T_{su}(D) - T_{pd}(CLK)$




Setup and Hold Time (Cont.)

23

□ Hold analysis

- Clock edge arrives a little later at C input
- So DIN must be at D a bit more time to meet its edge

- $T_{hd}(DIN) = T_{hd}(D) - T_{pd}(DIN) + T_{pd}(CLK)$



Setup and Hold Time (Cont.)

24


- Cell and wire delays
 - ▣ Not constant under
 - Environmental variations
 - PVT (process, voltage and temperature) variations
- In setup analysis, consider
 - ▣ Data path maximum delay
 - ▣ Clock path minimum delay
- In Hold analysis, consider
 - ▣ Data path minimum delay
 - ▣ Clock path maximum delay

Setup and Hold Time (Cont.)

25

Setup analysis

- $T_{su} (DIN) = \text{Max } T_{pd} (DIN) + T_{su} (D) - \text{Min } T_{pd} (Clk)$
 - If $\text{Max } T_{pd} (DIN) + T_{su} (D) > \text{Min } T_{pd} (Clk)$, otherwise 0




Setup and Hold Time (Cont.)

26

Hold analysis


- $T_{hd} (DIN) = T_{hd} (D) - \text{Min } T_{pd} (DIN) + \text{Max } T_{pd} (Clk)$
 - If $T_{hd} (D) + \text{Max } T_{pd} (Clk) > \text{Min } T_{pd} (DIN)$, otherwise 0



Setup and Hold Time (Cont.)

27


- The case for two flip-flops with same delay in launch and capture paths
 - Data path
 - FF1.C → FF1.Q → Combinational logic → FF2.D
 - Launch flip-flop: FF1
 - Capture flip-flop: FF2



Setup and Hold Time (Cont.)

28


- To have no setup violation
 - ▣ Data launched at FF1 should arrive at FF2.D T_{su} time before the active edge of FF2.C
 - ▣ $T_{\text{clk-to-q}} + T_{\text{pd}} \leq \text{clock period} - T_{su}$



Setup and Hold Time (Cont.)


29

- To have no hold violation
 - Data must be stable T_{hd} after the active edge of FF2.C
 - It means that the next data launched at FF1 must not reach FF2.D till then
 - $T_{clk-to-q} + T_{pd} \geq T_{hd}$



Setup and Hold Time (Cont.)


30



Setup and Hold Time (Cont.)

31

4. The case for two FFs with different delays in launch and capture paths
- ▣ There's skew on the clock signal of FF2



Setup and Hold Time (Cont.)

32

- To have no setup violation
 - ▣ Data launched at FF1 must become stable T_{su} time before the active edge of CLKB

$$T_{pd}(\text{CLK}) = T_{pd}(\text{capture path}) - T_{pd}(\text{launch path})$$

$$T_{\text{clk-to-q}} + T_{pd} \leq \text{clock period} + T_{pd}(\text{CLK}) - T_{su}$$

- ▣ Remember to check the worst case
- ▣ Setup slack = RHS – LHS of the above inequality
 - Positive when no violation

Setup and Hold Time (Cont.)

33

- To have no hold violation
 - ▣ Data must be stable T_{hd} after the active edge of CLKB
 - ▣ It means the data launched at the next active edge of CLK at FF1 must not reach FF2.D till then


$$T_{pd}(\text{CLK}) = T_{pd}(\text{capture path}) - T_{pd}(\text{launch path})$$

$$T_{\text{clk-to-q}} + T_{pd} \geq T_{hd} + T_{pd}(\text{CLK})$$

- ▣ Always check the worst possible case
- ▣ Hold slack = LHS – RHS of the above inequality
 - Positive when no violation

Setup and Hold Time (Cont.)


34



Example 1

35

- Check if there's any violation.
 - ▣ Clock period: 15 ns



Example 1 (Cont.)

36

Max $T_{\text{clk-to-q}}$	11
Max T_{pd}	2+9+2

Clock period	15
Min T_{pd} (capture)	2+5+2
Max T_{pd} (launch)	2
FF setup time	4

$$T_{\text{clk-to-q}} + T_{\text{pd}} \leq$$

$$\text{clock period} + T_{\text{pd}} (\text{capture path}) - T_{\text{pd}} (\text{launch path}) - T_{\text{su}}$$

Not satisfied → Setup violation

Example 1 (Cont.)

37

Min $T_{\text{clk-to-q}}$	9
Min T_{pd}	1+6+1

FF hold time	2
Max T_{pd} (capture)	3+9+3
Min T_{pd} (launch)	1

$$T_{\text{clk-to-q}} + T_{\text{pd}} \geq$$

$$T_{\text{hd}} + T_{\text{pd}} (\text{capture path}) - T_{\text{pd}} (\text{launch path})$$

Satisfied → No hold violation

Calculating Max Frequency

38


- To calculate maximum operating frequency (minimum clock period)
 - ▣ Calculate path delays
 - Flop to flop
 - Input to clock
 - Clock to output
 - Input Pin to output pin
 - ▣ Min clock period is equal to the max delay

Example 2

39

□ Calculate

- ▣ setup and hold times at input A.
- ▣ minimum clock period (maximum operating freq.).



Example 2 (Cont.)

40

□ Setup time at A

▣ List all paths from A to FFs

■ $A \rightarrow U7 \rightarrow U4 \rightarrow U2$

■ $T_{pd} = 1 + 7 = 8$

■ $A \rightarrow U7 \rightarrow U3 \rightarrow U1$

■ $T_{pd} = 1 + 8 = 9$

■ Use the longest paths for setup analysis

▣ $T_{su}(A) = \text{Max } T_{pd}(A) + T_{su} - \text{Min } T_{pd}(\text{Clk})$

■ $9 + 3 - 2 = 10 \text{ ns}$

Example 2 (Cont.)

41

□ Hold time at A

▣ List all paths from A to FFs

■ $A \rightarrow U7 \rightarrow U4 \rightarrow U2$

■ $T_{pd} = 1 + 7 = 8$

■ $A \rightarrow U7 \rightarrow U3 \rightarrow U1$

■ $T_{pd} = 1 + 8 = 9$

■ Use the shortest paths for hold analysis

▣ $T_{hd}(A) = T_{hd} - \text{Min } T_{pd}(A) + \text{Max } T_{pd}(\text{Clk})$

■ $4 - 8 + 2 = -2 < 0 \rightarrow T_{hd}(A) = 0 \text{ ns}$

Example 2 (Cont.)

42

- Calculating max freq.
 - ▣ List all flop to flop paths
 - $U1 \rightarrow U4 \rightarrow U2$
 - $5 + 7 + 3 = 15 \text{ ns}$
 - $U2 \rightarrow U3 \rightarrow U1$
 - $5 + 8 + 3 = 16 \text{ ns}$

Example 2 (Cont.)

43

- Calculating max freq.
 - ▣ List all flop to output paths
 - $U1 \rightarrow U5 \rightarrow U6$
 - $2 + 5 + 9 + 6 = 22 \text{ ns}$
 - $U2 \rightarrow U5 \rightarrow U6$
 - $2 + 5 + 9 + 6 = 22 \text{ ns}$
 - ▣ List all input to flop paths
 - $A \rightarrow U7 \rightarrow U4 \rightarrow U2$
 - $1 + 7 + 3 - 2 = 9 \text{ ns}$
 - $A \rightarrow U7 \rightarrow U3 \rightarrow U1$
 - $1 + 8 + 3 - 2 = 10 \text{ ns}$

Example 2 (Cont.)


44

- Calculating max freq.
 - ▣ List all input to output path
 - $A \rightarrow U7 \rightarrow U5 \rightarrow U6$
 - $1 + 9 + 6 = 16 \text{ ns}$
 - ▣ Minimum period = $\max(15, 16, 22, 22, 16, 9, 10)$
= 22 ns
 - ▣ Maximum frequency = $1/22 = 45.45 \text{ MHz}$

Example 3

45

- Increase the operating frequency by using only two flip-flops
- ▣ FF specifications are given



Example 3 (Cont.)

46

- Insert the FF into the critical path
 - ▣ $U1 \rightarrow U5 \rightarrow U6$
 - ▣ $U2 \rightarrow U5 \rightarrow U6$
 - ▣ Best choice is to place it between U5 and U6
- All delays must be re-computed
 - ▣ Flop to flop
 - ▣ Flop to output
 - ▣ Input to output
 - ▣ Input to flop
- Insert the 2nd FF in the new critical path

Exceptions

47


□ False path

- ▣ A path that is never activated
- ▣ Must be excluded from timing analysis
- ▣ When using EDA tools
 - Must be introduced to the tool by the designer
 - The tool neither tries to meet timing in this path nor optimizes it

Exceptions (Cont.)

48

False path examples



Exceptions (Cont.)

49

- False path examples
 - ▣ Configuration inputs tied to Vcc/Gnd
 - ▣ Test inputs tied to Vcc/Gnd
 - ▣ Asynchronous inputs to the chip that have some sort of synchronizing circuit
- Multi-cycle path
 - ▣ A path through which multiple cycles are allowed for the data to propagate

Fixing Setup and Hold Violations

50

- Hold violations are more serious.
 - ▣ A chip
 - with setup violation operates in a lower frequency.
 - doesn't operate at all with hold violation.

Fixing Setup and Hold Violations (Cont.)

51

1. Increasing data path delay

- ▣ For hold violation

- ▣ Example

Setup	Hold	Clock period	$T_{\text{clk-to-q}}$	Net delay	Combo. delay
2 ns	1 ns	10 ns	0 ns	0 ns	0.5 ns

- $T_{\text{pd}} \leq \text{clock period} - \text{setup} \rightarrow$ No setup violation

- $T_{\text{pd}} < \text{Hold} \rightarrow$ Hold violation

- Min acceptable combo. delay = 1 ns

- Add buffers to the data path

- No setup or hold violations

Fixing Setup and Hold Violations (Cont.)

52

2. Increasing clock period

- For setup violations
- Example

Setup	Hold	Clock period	$T_{\text{clk-to-q}}$	Net delay	Combo. delay
6 ns	5 ns	10 ns	0 ns	0 ns	0.5 ns

- $T_{\text{pd}} \leq \text{clock period} - \text{setup} \rightarrow \text{No setup violation}$
- $T_{\text{pd}} < \text{Hold} \rightarrow \text{Hold violation}$
 - Min acceptable combo. delay = 5 ns
 - Causes setup violation

Fixing Setup and Hold Violations (Cont.)

53

■ Example (cont.)

- Increasing data path delay doesn't work alone

- $5 \text{ ns} = \text{Hold} \leq T_{\text{pd}} \leq \text{period} - \text{setup}$
 $= 10 - 6 = 4 \text{ ns}$

- Not satisfiable

- Min clock period = 11 ns

- For violations to be fixable

- Clock period \geq setup + hold


Fixing Setup and Hold Violations (Cont.)

54

3. Manipulating clock paths

Example

Setup	Hold	Clock period	$T_{\text{clk-to-q}}$	Net delay	Combo. delay
4 ns	3 ns	10 ns	0 ns	0 ns	8 ns



Fixing Setup and Hold Violations (Cont.)

55

Example (cont.)

Setup	Hold	Clock period	$T_{\text{clk-to-q}}$	Net delay	Combo. delay
4 ns	3 ns	10 ns	0 ns	0 ns	8 ns

- $T_{\text{pd}} > \text{clock period} - \text{setup} \rightarrow \text{Setup violation}$
- $T_{\text{pd}} \geq \text{Hold} \rightarrow \text{No hold violation}$
- Remember?

$$T_{\text{clk-to-q}} + T_{\text{pd}} \leq$$

clock period + T_{pd} (capture path) - T_{pd} (launch path) - T_{su}

- Setup violation solved if capture path delay += 2

Fixing Setup and Hold Violations (Cont.)

56

■ Example (cont.)

Setup	Hold	Clock period	$T_{\text{clk-to-q}}$	Net delay	Combo. delay	Capture delay
4 ns	3 ns	10 ns	0 ns	0 ns	8 ns	2 ns

■ Neither setup nor hold violation

$$T_{\text{clk-to-q}} + T_{\text{pd}} \leq$$

$$\text{clock period} + T_{\text{pd}} (\text{capture path}) - T_{\text{pd}} (\text{launch path}) - T_{\text{su}}$$

$$T_{\text{clk-to-q}} + T_{\text{pd}} \geq$$

$$T_{\text{hd}} + T_{\text{pd}} (\text{capture path}) - T_{\text{pd}} (\text{launch path})$$


Summary

57

□ Calculating setup and hold times

$$T_{su} (DIN) = \text{Max } T_{pd} (DIN) + T_{su} (D) - \text{Min } T_{pd} (Clk)$$

$$T_{hd} (DIN) = T_{hd} (D) - \text{Min } T_{pd} (DIN) + \text{Max } T_{pd} (Clk)$$



Summary (Cont.)

58

□ Checking setup and hold violations

$$T_{\text{clk-to-q}} + T_{\text{pd}} \leq$$

$$\text{clock period} + T_{\text{pd}} (\text{capture path}) - T_{\text{pd}} (\text{launch path}) - T_{\text{su}}$$

$$T_{\text{clk-to-q}} + T_{\text{pd}} \geq$$

$$T_{\text{hd}} + T_{\text{pd}} (\text{capture path}) - T_{\text{pd}} (\text{launch path})$$

Summary (Cont.)

59

- Calculating minimum clock period
 - ▣ Maximum of
 - Flop to flop delays
 - Flop to output delays
 - Input to output delays
 - Input to flop delays

Summary (Cont.)

60

- Fixing setup violations
 - ▣ Decreasing data path delay
 - ▣ Using FFs with smaller setup times
 - ▣ Increasing clock period
 - ▣ Increasing capture path delay
- Fixing hold violations
 - ▣ Increasing data path delay
 - ▣ Using FFs with smaller hold times
 - ▣ Increasing launch path delay