

Sharif University of Technology
Department of Computer Engineering

Digital System Design Hierarchical modelling concepts

Siavash Bayat-Sarmadi

Outline


- Design methodologies
 - Top-down
 - Bottom-up
- Modules
- Module instances
- Components of a simulation

Design Methodology

- Top-down
 - Define the top level
 - Identify the sub-blocks till reaching leaf cells
- □ Bottom-up
 - Identify the available building blocks
 - Build bigger till reaching the top-level


Design Methodology (Cont'd)

4-bit ripple carry counter




Design Methodology (Cont'd)

Toggle flip-flop



Design Methodology (Cont'd)

Design hierarchy



Module

- Basic building block in Verilog
- Interacts through its port interface
- Internal implementation hidden to the rest of the design
- Declaration starts with the keyword "module"
- Ends with "endmodule"
- Module definition cannot be nested

Module (Cont'd)

Instance


- Modules must be instantiated to be used in the design
- Comparing with C++/Java
 - Module ~ Class
 - Instances ~ Objects
- Each instance has its own
 - Name, variables, parameters, I/O interface, etc.

Instances (Cont'd)

```
//top-level
          module ripple carry counter(q, clk, reset);
          output [3:0] q;
Module
          input clk, reset; / Instance name
name
         T FF tff0 (q[0], clk, reset);
          T FF tff1 (q[1], q[0], reset);
          T FF tff2 (q[2], q[1], reset);
          T FF tff3 (q[3], q[2], reset);
          endmodule
```


Components of a Simulation

- Test bench
 - Testing functionality of the design
 - By applying stimulus
 - And checking the results




Components of a Simulation (Cont'd)

Test bench instantiating the design block



A dummy top-level module instantiating both



Components of a Simulation (Cont'd)

```
module stimulus;
                        always
                              #5 clk = \simclk;
reg clk;
                        initial
reg reset
wire [3:0] q;
                        begin
                              reset = 1;
                              #15 reset = 0;
ripple carry counter
r1 (q, clk , reset);
                             #180 \text{ reset} = 1;
                              #10 reset = 0;
initial
                        end
     clk = 1'b0;
```

Components of a Simulation (Cont'd)

