

Sharif University of Technology Department of Computer Engineering

Digital System Design Gate-level modelling


Siavash Bayat-Sarmadi

Outline

- Gate types
 - Basic gates
 - Three-state
 - Structural design using primitive gates
- Gate delays
 - Gate-level delay types
 - Gate-level delay syntax

Basic Gates

3



Instantiation Syntax

- Similar to instantiating modules
- Name optional for these primitives
- Example

```
wire OUT, IN1, IN2, IN3;
and a2input(OUT, IN1, IN2);
and (OUT, IN1, IN2, IN3);
```

5

4-Value Truth Table

and	0	1	X	Z	xnor	0	1	X	Z
0	0	0	0	0	0	1	0	X	X
1	0	1	X	X	1	0	1	X	X
X	0	X	X	X	X	X	X	X	X
Z	0	X	X	X	Z	X	X	X	X

Buf and Not Gates

- Input
 - Last port in terminal list
- Outputs
 - All other ports
- Example
 - buf b1_2out (OUT1, OUT2, IN);
 - not (OUT1, IN); //Legal

4-Value Truth Table

buf	in	out
	0	0
	1	1
	X	X
	Z	X

not	in	out
	0	1
	1	0
	X	X
	Z	X

Three-state Logic Gates


in out out ctrl ctrl bufif1 notif1 bufif1 b1 (out, in, ctrl); notif1 n1 (out, in, ctrl); in out out ctrl ctrl bufif0 notif0 bufif0 b1 (out, in, ctrl); notif0 n1 (out, in, ctrl);

Array of Instances


```
wire [2:0] OUT, IN1,
                               wire [2:0] OUT,
 IN2;
                               IN1, IN2;
nand n0 (OUT[0],
 IN1[0], IN2[0]);
                               nand n [2:0] (OUT,
                               IN1, IN2);
nand n1 (OUT[1],
 IN1[1], IN2[1]);
nand n2 (OUT[2],
 IN1[2], IN2[2]);
```

Example: SR Latch

```
module SR latch (Q,
Qbar, S, R, En);
output Q, Qbar;
input S, R , En;
wire Sbar, Rbar;
nand n1(Sbar, S,En),
     n2(Rbar, R, En),
     n3(Q, Sbar, Qbar),
     n4(Qbar, Rbar, Q);
endmodule
```




```
module Top;
  wire q, qbar;
  reg set , reset , en;
  SR latch 11(q, qbar, set, reset, en);
  initial
  begin
  $monitor($time, "set = %b, reset= %b, en=%b,
  q= %b\n", set, reset, en, q);
     set = 0; reset = 0; en = 1;
     #10 \text{ reset} = 1;
     #10 \text{ reset} = 0; #10 \text{ set} = 1;
     #10 \text{ set} = 0; \text{ reset} = 1;
     #10 \text{ set} = 0; \text{ reset} = 0; \text{ en} = 0;
     #10 \text{ set} = 1; \text{ reset} = 0;
  end
endmodule
```



Example: Multiplexer

□ 4-to-1 Multiplexer




Example (cont'd.)

```
module mux4_to_1 (output out, input i0, i1, i2, i3, s1, s0);
        wire s1n, s0n;
       wire y0, y1, y2, y3;
        not (s1n, s1);
        not (s0n, s0);
        and (y0, i0, s1n, s0n);
        and (y1, i1, s1n, s0);
        and (y2, i2, s1, s0n);
        and (y3, i3, s1, s0);
        or (out, y0, y1, y2, y3);
endmodule
```

Example (cont'd.)

```
module stimulus;
reg i0, i1, i2, i3, s1, s0;
wire out;
mux4 to 1 my mux(out, i0, i1, i2, i3, s1, s0);
initial begin i0 = 0; i1 = 1; i2 = 0; i3 = 1;
#1 $display("i0=%b, i1=%b, i2=%b, i3=%b\n"
,i0,i1,i2,i3);
s1 = 0; s0 = 0;
#1 $display("s1=%b, s0=%b, out=%b\n",
s1, s0, out);
```

```
s1 = 0; s0 = 1;
#1 $display("s1=%b, s0=%b, out=%b\n"
,s1,s0,out);
s1 = 1; s0 = 0;
#1 $display("s1=%b, s0=%b,out=%b\n"
,s1,s0,out);
s1 = 1; s0 = 1;
#1 $display("s1=%b, s0=%b,out=%b\n"
,s1,s0,out);
end
endmodule
```




Gate Delays


- Types of delay
- Gate-level delay
- Gate-level syntax

Types of delay

□ Rise delay



□ Fall delay



Types of delay (cont'd.)

- Turn-off delay
 - Gate output transition to z from other values
- If one delay specified
 - Same delay for all transitions
- □ If two
 - Assigned to rise and fall
 - turn-off = min (rise, fall)
- Minimum of the three is considered for a transition to x

- One delay specified
 - and #(delay_time) a1(out, i1, i2);

- Two delays specified
 - and #(rise_val, fall_val) a2(out, i1, i2);

- Three delays specified
 - bufif0 #(rise_val, fall_val, turnoff_val) b1
 (out, in, control);


Min, Typ and Max Values

- Each delay type can have 3 values
 - Minimum
 - Typical
 - Maximum
- Only one value used during a simulation
 - Chosen at the start
 - Typical used if not specified

```
/*
one delay,
if mindelays chosen -> delay = 4
if typdelays chosen -> delay = 5
if maxdelays chosen -> delay = 6
*/
bufif1 #(4:5:6) b1(t1, in1, ctrl1);
```

```
/*
two delays
if mindelays chosen -> rise=4, fall=3, turn-
off=3
if typdelays chosen -> rise=5, fall=4, turn-
off=4
if maxdelays chosen -> rise=6, fall=5, turn-
off=5
* /
bufif1 # ( 4:5:6,3:4:5) b2(t2,in2,ctrl2);
```

```
/*
three delays
 if mindelays chosen -> rise=1, fall=2, turn-
off=1
 if typdelays chosen -> rise=2, fall=3, turn-
off=2
 if maxdelays chosen -> rise=3, fall=4, turn-
off=3
* /
bufif1 #(1:2:3, 2:3:4, 3:4:5) b3
(t3, In3, ctrl3);
```



Delay example


```
module D (out,a,b,c);
output out;
input a, b, c;
wire e;
and #(5) a1(e,a,b);
or #(4) o1(out,e,c);
endmodule
```

```
a b #5 e was out
```

Delay example (cont'd.)

```
module stimulus;
reg A, B, C;
wire OUT;
D d1 (OUT, A, B, C);
initial begin
     A = 1'b0; B=1'b0; C = 1'b0;
     #10 A = 1'b1; B = 1'b1; C = 1'b1;
     #10 A = 1'b1; B = 1'b0; C = 1'b0;
     #20 $finish;
end
endmodule
```

Delay example (cont'd.)



Generate Blocks

- Dynamic generation
 - At elaboration time
 - Before the simulation begins
- Keywords
 - generate
 - endgenerate

Generate Blocks (Cont'd.)

- What can be instantiated
 - Variable declarations
 - Modules
 - **□** Gate primitives
 - **-** ...

Generate Blocks (Cont'd.)

- Allowed in the generate scope
 - Variable declaration
 - Parameter redefinition
 - **-** ...
- Not permitted in a generate statement
 - parameters, local parameters declarations
 - □ input, output, inout declarations
 - **-** ...

Generate Blocks (Cont'd.)

- Particularly convenient when
 - The same operation or module instance is repeated
 - generate loop
 - Certain code is conditionally included based on parameter definitions
 - generate conditional
 - generate case

Generate loop

```
genvar i;
generate
    for
    begin
    //statement
    end
endgenerate
```

- genvar can be defined only in a generate loop
- Generate loops can be nested

```
module bitwise xor (out, i0, i1);
parameter N = 32;
output [N-1:0] out;
input [N-1:0] i0, i1;
genvar j;
generate for (j=0;j<N;j=j+1)begin:xor loop</pre>
     xor g1 (out[j], i0[j], i1[j]);
     end
endgenerate
endmodule
```

Example 2 (Cont'd.)

```
module ripple adder(co, sum, a0, a1, ci);
parameter N = 4; //4-bit bus by default
//port declarations
output [N-1:0] sum;
output co;
input [N-1:0] a0 ,a1;
input ci;
wire [N-1:0] carry; //Local wire declaration
//Assign 0th bit of carry equal to carry
//input
buf b1 (carry[0], ci);
```

Example 2 (Cont'd.)

```
genvar i;
generate for (i=0; i<N; i=i+1) begin:r loop</pre>
          wire t1, t2, t3;
          xor g1 (t1, a0[i], a1[i]);
          xor g2 (sum[i], t1, carry[i]);
          and q3 (t2, a0[i], a1[i]);
          and g4 (t3, t1, carry[i]);
          or q5 (carry[i+1], t2, t3);
     end//end of the for loop
endgenerate//end of the generate block
buf b2 (co, carry[N]);
endmodule
```

Example 2 (Cont'd.)

- genvar i
 - A temporary loop variable
 - Used only in the evaluation of the generate block
 - Does not exist during the simulation
 - generate loops are unrolled before simulation

Example 2 Hierarchical instance names

Xor	And	Or
<pre>r_loop[0].g1 r_loop[1].g1 r_loop[2].g1 r_loop[3].g1 r_loop[0].g2 r_loop[1].g2 r_loop[2].g2 r_loop[3].g2</pre>	<pre>r_loop[0].g3 r_loop[1].g3 r_loop[2].g3 r_loop[3].g3 r_loop[0].g4 r_loop[0].g4 r_loop[1].g4 r_loop[2].g4 r_loop[3].g4</pre>	r_loop[0].g5 r_loop[1].g5 r_loop[2].g5 r_loop[3].g5

Example 2 Hierarchical instance names (Cont'd.)

 Generated instances are connected with the following generated nets

Generate Conditional

```
module multiplier (product, a0, a1);
parameter a0 width = 8;
parameter a1 width = 8;
localparam product width =
a0 width + a1 width;
output [product width-1:0] product;
input [a0 width-1:0] a0;
input [a1 width-1:0] a1;
```

Generate Conditional

```
if((a0_width < 8) | | (a1_width < 8))
  cla_multiplier #(a0_width,a1_width)
    m0(product, a0, a1);
else
    tree_multiplier #(a0_width,a1_width)
    m0 (product, a0, a1);
endgenerate
endmodule</pre>
```

Part-3

16-bit RISC Processor


Structural ALU

Outline

- What is an ALU?
- Design simple ALU with 8 instruction in structural level

ALU

- What is an ALU?
 - **A**rithmetic **L**ogic **U**nit (ALU)
 - digital circuit used to perform arithmetic and logic operations



ALU (cont.)

ALU instructions in this project:

