

Sharif University of Technology
Department of Computer Engineering

Digital System Design Finite State Machines (FSMs)


Siavash Bayat-Sarmadi

Introduction

- □ FSM consists of
 - Combinational logic
 - Deciding the next state of the FSM
 - Sequential logic
 - Store the current state of the FSM
 - Output
 - Mixture of comb. and seq. logic

FSM Types


Mealy



output = f (curr_state, curr_input);

FSM Types (Cont'd.)

■ Moore




output = f (curr_state);


State Encoding Styles

- Binary Encoding
 - **000, 001, 010, ...**
- Gray Encoding
 - **000**, 001, 011, ...
- One Hot
 - Just one bit is high and rest are low
 - 00001, 00010, 00100, ... (for 5 states)
- One Cold
 - Just one bit is high and rest are low
 - 11110, 11101, 11011, ... (for 5 states)


Example

- Simple arbiter
 - 2 request inputs
 - 2 grant outputs
 - Description:
 - req_0=>gnt_0
 - req_1=>gnt_1





Translate description into FSM diagram



- Translate description into FSM diagram
- 3 states
 - IDLE
 - Waiting for a request
 - Both outputs low
 - Defaults state after reset/fault recovery
 - GNT0
 - req_0 is asserted (or also re-asserted)
 - When req_0 is de-asserted, FSM returns to IDLE
 - GNT1
 - req_1 is asserted (or also re-asserted)
 - When req_1 is de-asserted, FSM returns to IDLE

```
module fsm using function (
clock
            , // Active high, syn reset
reset
req 0
req 1
gnt 0
gnt 1
input
     clock,reset,req 0,req 1;
output gnt 0, gnt 1;
        gnt 0, gnt 1;
reg
```

```
parameter SIZE = 3;
parameter IDLE = 3'b001,
    GNT0 = 3'b010,
    GNT1 = 3'b100;
// Seq part of the FSM
reg [SIZE-1:0] state;
// Comb part of FSM
wire [SIZE-1:0] next state;
```

```
assign next_state =
    fsm_function(state, req_0, req_1);

function [SIZE-1:0] fsm_function;
    input [SIZE-1:0] state;
    input req_0;
    input req_1;
```

```
case (state)
 IDLE:
  if (req 0 == 1'b1)
      fsm function = GNT0;
  else if (req 1 == 1'b1)
      fsm function= GNT1;
  else
      fsm function = IDLE;
 GNT0:
  if (req 0 == 1'b1)
      fsm function = GNT0;
  else
      fsm function = IDLE;
```

```
GNT1:
    if (req 1 == 1'b1)
        fsm function = GNT1;
    else
        fsm function = IDLE;
   default:
        fsm function = IDLE;
  endcase
endfunction
```

```
//----Seq Logic-----
always @ (posedge clock)
begin : FSM SEQ
  if (reset == 1'b1) begin
    state <= #1 IDLE;
  end else begin
    state <= #1 next state;
  end
end
```

```
//---Output Logic----
always @ (posedge clock)
begin : OUTPUT LOGIC
    if (reset == 1'b1) begin
      gnt 0 \le #1 1'b0;
      gnt 1 <= #1 1'b0;
    end
    else begin
      case (state)
        IDLE: begin
            gnt 0 <= #1 1'b0;
            gnt 1 <= #1 1'b0;
        end
```

```
GNT0: begin
            gnt 0 <= #1 1'b1;
            gnt 1 <= #1 1'b0;
        end
        GNT1 : begin
            gnt 0 <= #1 1'b0;
            gnt 1 <= #1 1'b1;
        end
        default : begin
            gnt 0 <= #1 1'b0;
            gnt 1 <= #1 1'b0;
        end
      endcase
    end
end //End Of Block OUTPUT LOGIC
endmodule
```

Next state logic using always

```
always @ (state or req 0 or req 1)
begin : FSM COMBO
 next state = IDLE;
 case (state)
   IDLE :
    if (req 0 == 1'b1)
        next state = GNT0;
    else if (req 1 == 1'b1)
        next state= GNT1;
    else
        next state = IDLE;
```

```
GNTO:
    if (req 0 == 1'b1)
        next state = GNT0;
    else
        next state = IDLE;
   GNT1:
    if (req 1 == 1'b1)
        next state = GNT1;
    else
        next state = IDLE;
   default: next state = IDLE;
  endcase
end
```

 A single always for next state and output logic

```
always @ (posedge clock)
begin : FSM
    if (reset == 1'b1)
    begin
      state <= #1 IDLE;
      gnt 0 \leq 0;
      gnt 1 \leq 0;
    end
```

```
else
 case (state)
   IDLE:
    if (req 0 == 1'b1)
    begin
        state <= #1 GNT0;
        gnt 0 <= 1;
    end else if (req 1 == 1'b1)
    begin
        gnt 1 <= 1;
        state <= #1 GNT1;
    end else
    begin
        state <= #1 IDLE;
    end
```

```
GNT0: if (req 0 == 1'b1)
             state <= #1 GNT0;
        else begin
             gnt 0 <= 0;
             state <= #1 IDLE;
        end
       GNT1: if (req 1 == 1'b1)
             state <= #1 GNT1;
        end else begin
             gnt 1 <= 0;
             state <= #1 IDLE;
        end
       default : state <= #1 IDLE;</pre>
    endcase
end
```

Misc.

gnt_0 and gnt_1 can be defined as wires.

- Better coding style
 - Separating control path from data path

How can we have a latch synthesized in combo logic?