



Sharif University of Technology
Department of Computer Engineering

Digital System Design

Finite State Machines (FSMs)

Siavash Bayat-Sarmadi

Introduction


2

- FSM consists of
 - ▣ Combinational logic
 - Deciding the next state of the FSM
 - ▣ Sequential logic
 - Store the current state of the FSM
 - ▣ Output
 - Mixture of comb. and seq. logic

FSM Types

3

□ Mealy




□ $\text{output} = f(\text{curr_state}, \text{curr_input});$

FSM Types (Cont'd.)

4

□ Moore



□ $\text{output} = f(\text{curr_state});$

State Encoding Styles

5

- Binary Encoding
 - ▣ 000, 001, 010, ...
- Gray Encoding
 - ▣ 000, 001, 011, ...
- One Hot
 - ▣ Just one bit is high and rest are low
 - ▣ 00001, 00010, 00100, ... (for 5 states)
- One Cold
 - ▣ Just one bit is high and rest are low
 - ▣ 11110, 11101, 11011, ... (for 5 states)

Example


6

□ Simple arbiter

- ▣ 2 request inputs
- ▣ 2 grant outputs

▣ Description:


- $\text{req_0} \Rightarrow \text{gnt_0}$
- $\text{req_1} \Rightarrow \text{gnt_1}$
- $\text{req_0}, \text{req_1} \Rightarrow \text{gnt_0}$ (higher priority once no req)



Example (Cont'd.)

7

- Translate description into FSM diagram



Example (Cont'd.)

8

- Translate description into FSM diagram
- 3 states
 - ▣ IDLE
 - Waiting for a request
 - Both outputs low
 - Defaults state after reset/fault recovery
 - ▣ GNT0
 - req_0 is asserted (or also re-asserted)
 - When req_0 is de-asserted, FSM returns to IDLE
 - ▣ GNT1
 - req_1 is asserted (or also re-asserted)
 - When req_1 is de-asserted, FSM returns to IDLE

Example (Cont'd.)

9

```
module fsm_using_function (  
  clock          ,  
  reset          , // Active high, syn reset  
  req_0          ,  
  req_1          ,  
  gnt_0          ,  
  gnt_1          ,  
) ;  
  
input    clock, reset, req_0, req_1 ;  
output   gnt_0, gnt_1 ;  
reg      gnt_0, gnt_1 ;
```

Example (Cont'd.)

10

```
parameter SIZE = 3;
parameter IDLE  = 3'b001,
           GNT0  = 3'b010,
           GNT1  = 3'b100 ;

// Seq part of the FSM
reg  [SIZE-1:0] state;
// Comb part of FSM
wire [SIZE-1:0] next_state;
```

Example (Cont'd.)

11

```
assign next_state =  
    fsm_function(state, req_0, req_1);  
  
function [SIZE-1:0] fsm_function;  
    input    [SIZE-1:0] state;  
    input req_0;  
    input req_1;
```

Example (Cont'd.)

12

```
case (state)
  IDLE:
    if (req_0 == 1'b1)
      fsm_function = GNT0;
    else if (req_1 == 1'b1)
      fsm_function = GNT1;
    else
      fsm_function = IDLE;

  GNT0:
    if (req_0 == 1'b1)
      fsm_function = GNT0;
    else
      fsm_function = IDLE;
```

Example (Cont'd.)

13

```
GNT1:
    if (req_1 == 1'b1)
        fsm_function = GNT1;
    else
        fsm_function = IDLE;

default:
    fsm_function = IDLE;
endcase
endfunction
```

Example (Cont'd.)

14

```
//-----Seq Logic-----  
always @ (posedge clock)  
begin : FSM_SEQ  
    if (reset == 1'b1) begin  
        state <= #1 IDLE;  
    end else begin  
        state <= #1 next_state;  
    end  
end
```

Example (Cont'd.)

15

```
//-----Output Logic-----  
always @ (posedge clock)  
begin : OUTPUT_LOGIC  
    if (reset == 1'b1) begin  
        gnt_0 <= #1 1'b0;  
        gnt_1 <= #1 1'b0;  
    end  
    else begin  
        case (state)  
            IDLE: begin  
                gnt_0 <= #1 1'b0;  
                gnt_1 <= #1 1'b0;  
            end  
        endcase  
    end  
end
```

Example (Cont'd.)

16

```
1      GNT0 : begin
2          gnt_0 <= #1 1'b1;
3          gnt_1 <= #1 1'b0;
4      end
5
6      GNT1 : begin
7          gnt_0 <= #1 1'b0;
8          gnt_1 <= #1 1'b1;
9      end
10
11     default : begin
12         gnt_0 <= #1 1'b0;
13         gnt_1 <= #1 1'b0;
14     end
15 endcase
16
17 end
18
19 end //End Of Block OUTPUT_LOGIC
20 endmodule
```


Example (Cont'd.)

17

- Next state logic using **always**

```
always @ (state or req_0 or req_1)
begin : FSM_COMBO
    next_state = IDLE;
    case(state)
        IDLE :
            if (req_0 == 1'b1)
                next_state = GNT0;
            else if (req_1 == 1'b1)
                next_state = GNT1;
            else
                next state = IDLE;
```

Example (Cont'd.)

18

```
GNT0 :  
    if (req_0 == 1'b1)  
        next_state = GNT0;  
    else  
        next_state = IDLE;  
  
GNT1 :  
    if (req_1 == 1'b1)  
        next_state = GNT1;  
    else  
        next_state = IDLE;  
    default: next_state = IDLE;  
endcase  
end
```

Example (Cont'd.)

19

- A single **always** for next state and output logic

```
always @ (posedge clock)
begin : FSM
    if (reset == 1'b1)
    begin
        state <= #1 IDLE;
        gnt_0 <= 0;
        gnt_1 <= 0;
    end
```

Example (Cont'd.)

20

```
else
  case (state)
    IDLE:
      if (req_0 == 1'b1)
        begin
          state <= #1 GNT0;
          gnt_0 <= 1;
        end else if (req_1 == 1'b1)
          begin
            gnt_1 <= 1;
            state <= #1 GNT1;
          end else
            begin
              state <= #1 IDLE;
            end
          end
```

Example (Cont'd.)

21

```
GNT0: if (req_0 == 1'b1)
    state <= #1 GNT0;
else begin
    gnt_0 <= 0;
    state <= #1 IDLE;
end
GNT1: if (req_1 == 1'b1)
    state <= #1 GNT1;
end else begin
    gnt_1 <= 0;
    state <= #1 IDLE;
end
default : state <= #1 IDLE;
endcase
end
```

Misc.

22

- gnt_0 and gnt_1 can be defined as wires.
- Better coding style
 - ▣ Separating control path from data path
- How can we have a latch synthesized in combo logic?