


Board outline (Edge_Cuts), top view, corner radius 2.0 mm, 0.1 mm outline line. Origin: top-left corner, X right, Y down.



Mounting holes (plated, GND)

H1: X 3.50 Y 3.50 (from bottom-left: 3.50, 64.50) drill 3.20 mm
H2: X 96.50 Y 3.50 (from bottom-left: 96.50, 64.50) drill 3.20 mm
H3: X 3.50 Y 64.50 (from bottom-left: 3.50, 3.50) drill 3.20 mm
H4: X 96.50 Y 64.50 (from bottom-left: 96.50, 3.50) drill 3.20 mm
H5: X 25.63 Y 60.58 (from bottom-left: 25.63, 7.42) drill 3.20 mm

Stackup (1.6 mm, JLC04161H-7628 or equivalent)

Top Solder Mask SolderMask 0.01 mm
F.Cu Copper 0.035 mm
F.Cu/GND_L2 Dielectric 0.2104 mm 7628 er 4.4
GND_L2 Copper 0.0152 mm
GND_L2/PWR_L3 Dielectric 1.065 mm FR4 er 4.6
PWR_L3 Copper 0.0152 mm
PWR_L3/B.Cu Dielectric 0.2104 mm 7628 er 4.4
B.Cu Copper 0.035 mm
Bottom Solder Mask SolderMask 0.01 mm

Drill table (PTH = plated, NPTH = non-plated)

drill 0.80 mm x 2 NPTH
drill 1.10 mm x 2 NPTH
drill 0.20 mm x 323 PTH
drill 0.30 mm x 146 PTH
drill 0.40 mm x 32 PTH
drill 0.95 mm x 3 PTH
drill 1.02 mm x 12 PTH
drill 3.20 mm x 5 PTH

Fabrication requirements

4 layers: F.Cu (top) / GND_L2 (in 1) / PWR_L3 (in 2) / B.Cu (bottom)
FR-4, Tg >= 150 preferred; 1.6 mm +/-10 %; 1 oz outer, 0.5 oz inner
Finish ENIG; mask both sides (green); silkscreen white, both sides
Min track / space 0.127 / 0.127 mm; min via 0.45 / 0.20 mm
Min hole 0.20 mm; vias tented (U2 pin 47: via in pad)
Impedance: 50 ohm CPWG on L1, W 0.40, gap 0.30, ref. L2
(needs L1-L2 dielectric 0.2104 mm, er 4.4 - confirm stackup)
IPC-6012 Class 2; 100 % electrical test (IPC-D-356 supplied)
Panelisation by the fab is fine; keep 5 mm rails for assembly