

CSE 31

Computer Organization

Lecture 26 – CPU Design (wrap up), Boolean Algebra, Gates and Circuits

Announcements

- Labs
 - Lab 10 grace period* ends this week
 - » Demo is **NOT REQUIRED** to receive full credit
- Reading assignments
 - **All** Reading (01-08) and Homework (01-06) assignments **open for submission till 09-MAY, 11:59pm**
 - » Complete **Participation/Challenge** Activities in each section to receive grade
 - » IMPORTANT: Make sure to submit score to CatCourses by using the link in the assignment page
 - » You may re-do past Reading/Homework assignments to improve score.
- Final Exam
 - On 10-MAY from 8:00-11:00am at COB2 130
 - Announcement and Sample Exam posted on CatCourses


* A 10% penalty will be applied for late *submissions* during the grace period.

Announcements

- Project 02
 - Due 05-MAY
 - Can work in teams of 2 students
 - » Each team member must identify teammate in “Comments...” text-box at the submission page
 - » If working in teams, each student must submit code (can be the same as teammate) and demo individually
 - » Grade can vary among teammates depending on demo
 - Demo required for project grade
 - » No partial credit for submission without demo
 - **No grace period**
 - » **Must complete submission and demo by due date.**
- Extra Credit
 - Up to 2% towards your overall grades
 - **Due 06-MAY, 01:59am**
 - See assignment page on CatCourses for more details
- Lab with lowest score dropped from final grade evaluation


Meaning of the Control Signals (review)

- nPC_sel : “+4”: $0 \Rightarrow PC \leftarrow PC + 4$
“br”: $1 \Rightarrow PC \leftarrow PC + 4 + \{SignExt(Imm16), 00\}$
“n”=next
- Later in lecture: higher-level connection between mux and branch condition




Meaning of the Control Signals (review)


- **ExtOp**: 0 \Rightarrow zero extend
1 \Rightarrow sign extend
- **ALUsrc**: 0 \Rightarrow regB;
1 \Rightarrow imm
- **ALUctr**: “ADD”, “SUB”, “OR”, ...
- **MemWr**: 1 \Rightarrow write memory
- **MemtoReg**: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- **RegDst**: 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
- **RegWr**: 1 \Rightarrow write register




Single Cycle Datapath for Branch




- if $(R[rs] - R[rt] == 0)$ then Zero = 1 ; else Zero = 0




Single Cycle Datapath for Branch




- if $(R[rs] - R[rt] == 0)$ then Zero = 1 ; else Zero = 0




Single Cycle Datapath for Branch




- if $(R[rs] - R[rt] == 0)$ then Zero = 1 ; else Zero = 0



Instruction Fetch Unit end of Branch



- if (Zero == 1) then $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$; else $PC = PC + 4$



- What is encoding of `nPC_sel`?
 - **Direct MUX select?**
 - **Branch inst. / not branch**
- Let's pick 2nd option


Is it a branch instr?

<code>nPC_sel</code>	<code>zero?</code>	MUX
0	x	0
1	0	0
1	1	1


Q: What logic gate?




The Single Cycle Datapath during Jump




- New PC = { PC[31..28], target address, 00 }




The Single Cycle Datapath during Jump




- New PC = { PC[31..28], target address, 00 }



Instruction Fetch Unit at the End of Jump




- **New PC = { PC[31..28], target address, 00 }**




How do we modify this to account for jumps?


Instruction Fetch Unit at the End of Jump



- **New PC = { PC[31..28], target address, 00 }**



Control Logic



Control Signals (1/2)

inst	Register Transfer
add	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$ $ALUsrc = \text{RegB}, ALUctr = \text{"ADD"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
sub	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$ $ALUsrc = \text{RegB}, ALUctr = \text{"SUB"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
ori	$R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16}); \quad PC \leftarrow PC + 4$ $ALUsrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"OR"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
lw	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})]; \quad PC \leftarrow PC + 4$ $ALUsrc = \text{Im}, \text{Extop} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemtoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
sw	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs]; \quad PC \leftarrow PC + 4$ $ALUsrc = \text{Im}, \text{Extop} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemWr}, nPC_sel = \text{"+4"}$
beq	if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \ll 00$ else $PC \leftarrow PC + 4$ $nPC_sel = \text{"br"}, ALUctr = \text{"SUB"}$

Control Signals (2/2)

See
Appendix A

→ **func**
→ **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

31 26 21 16 11 6 0

R-type	op	rs	rt	rd	shamt	funct	add, sub
I-type	op	rs	rt	immediate			ori, lw, sw, beq
J-type	op	target address					jump

Boolean Expressions for Controller

RegDst = add + sub

ALUSrc = ori + lw + sw

MemtoReg = lw

RegWrite = add + sub + ori + lw

MemWrite = sw

nPCsel = beq

Jump = jump

ExtOp = lw + sw

ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)

ALUctr[1] = or

+: OR, •: AND, ~: NOT

rtype = 1 when opcode is 000000

where,

$\text{rtype} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \sim \text{op}_1 \cdot \sim \text{op}_0,$

$\text{ori} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \text{op}_3 \cdot \text{op}_2 \cdot \sim \text{op}_1 \cdot \text{op}_0$

$\text{lw} = \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0$

$\text{sw} = \text{op}_5 \cdot \sim \text{op}_4 \cdot \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0$

$\text{beq} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \text{op}_2 \cdot \sim \text{op}_1 \cdot \sim \text{op}_0$


$\text{jump} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \sim \text{op}_0$

$\text{add} = \text{rtype} \cdot \text{func}_5 \cdot \sim \text{func}_4 \cdot \sim \text{func}_3 \cdot \sim \text{func}_2 \cdot \sim \text{func}_1 \cdot \sim \text{func}_0$


$\text{sub} = \text{rtype} \cdot \text{func}_5 \cdot \sim \text{func}_4 \cdot \sim \text{func}_3 \cdot \sim \text{func}_2 \cdot \text{func}_1 \cdot \sim \text{func}_0$

How do we
implement this in
gates?


Controller Implementation




Add (opcode = 00 0000, func = 10 0000)



Sub (opcode = 00 0000, func = 10 0010)




RegDst




Summary: Single-cycle Processor

5 steps to design a processor

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



Truth Tables




a	b	c	d	y
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)

TT #1: XOR, 1 iff a or b = 1 (not both)

a	b	y
0	0	0
0	1	1
1	0	1
1	1	0

TT #2: 2-bit adder



A	B	C
a_1a_0	b_1b_0	$c_2c_1c_0$
00	00	000
00	01	001
00	10	010
00	11	011
01	00	001
01	01	010
01	10	011
01	11	100
10	00	010
10	01	011
10	10	100
10	11	101
11	00	011
11	01	100
11	10	101
11	11	110

How
Many
Rows?

TT #3: 32-bit unsigned adder

A		B		C
000 ... 0	000 ... 0	000 ... 00		
000 ... 0	000 ... 1	000 ... 01		
.	.	.		
.	.	.		
.	.	.		
111 ... 1	111 ... 1	111 ... 10		

How
Many
Rows?

TT #4: 3-input majority circuit

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


Logic Gates (1/2)

AND




ab	c
00	0
01	0
10	0
11	1

OR



ab	c
00	0
01	1
10	1
11	1

NOT



a	b
0	1
1	0

Logic Gates (2/2)

XOR




ab	c
00	0
01	1
10	1
11	0

NAND



ab	c
00	1
01	1
10	1
11	0

NOR



ab	c
00	1
01	0
10	0
11	0


2-input gates extend to n-inputs

- N-input XOR is the only one which isn't so obvious
- It's simple: XOR is a 1 iff the # of 1s at its input is odd


a	b	c	y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

TT \Rightarrow Gates (e.g., majority circ.)

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Boolean Algebra (e.g., for majority fun.)



$$y = a \bullet b + a \bullet c + b \bullet c$$

$$y = ab + ac + bc$$

Laws of Boolean Algebra

$$x \cdot \bar{x} = 0$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot x = x$$

$$x \cdot y = y \cdot x$$

$$(xy)z = x(yz)$$

$$x(y + z) = xy + xz$$

$$xy + x = x$$

$$\bar{x}y + x = x + y$$

$$\overline{x \cdot y} = \bar{x} + \bar{y}$$

$$x + \bar{x} = 1$$

$$x + 1 = 1$$

$$x + 0 = x$$

$$x + x = x$$

$$x + y = y + x$$

$$(x + y) + z = x + (y + z)$$

$$x + yz = (x + y)(x + z)$$

$$(x + y)x = x$$

$$(\bar{x} + y)x = xy$$

$$\overline{x + y} = \bar{x} \cdot \bar{y}$$

complementarity

laws of 0's and 1's

identities

idempotent law

commutativity

associativity

distribution

uniting theorem


uniting theorem v.2

DeMorgan's Law

Boolean Algebraic Simplification

$$\begin{aligned}y &= ab + a + c \\&= a(b + 1) + c && \text{distribution, identity} \\&= a(1) + c && \text{law of 1's} \\&= a + c && \text{identity}\end{aligned}$$

Circuit & Algebraic Simplification




original circuit

$$\downarrow$$
$$y = ((ab) + a) + c$$

equation derived from original circuit

$$\downarrow$$
$$\begin{aligned} &= ab + a + c \\ &= a(b + 1) + c \\ &= a(1) + c \\ &= a + c \end{aligned}$$

algebraic simplification



simplified circuit


BA also great for
circuit verification

Circ X = Circ Y?

use BA to prove!

TT \Rightarrow Gates (e.g., majority circ.)

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Canonical forms (1/2)

	abc	y
$\bar{a} \cdot \bar{b} \cdot \bar{c}$	000	1
$\bar{a} \cdot \bar{b} \cdot c$	001	1
	010	0
	011	0
$a \cdot \bar{b} \cdot \bar{c}$	100	1
	101	0
$a \cdot b \cdot \bar{c}$	110	1
	111	0




$$y = \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + ab\bar{c}$$

Sum-of-products or
Sum-of-minterms
(ORs of ANDs)

Canonical forms (2/2)


$$\begin{aligned}y &= \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + ab\bar{c} \\&= \bar{a}\bar{b}(\bar{c} + c) + a\bar{c}(\bar{b} + b) && \text{distribution} \\&= \bar{a}\bar{b}(1) + a\bar{c}(1) && \text{complementarity} \\&= \bar{a}\bar{b} + a\bar{c} && \text{identity}\end{aligned}$$



Canonical forms example

A	B	C	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$$\begin{aligned}O &= \bar{a} \cdot \bar{b} \cdot c + \bar{a} \cdot b \cdot c + a \cdot b \cdot \bar{c} \\&= \bar{a}c(\bar{b} + b) + ab\bar{c} \\&= \bar{a}c + ab\bar{c}\end{aligned}$$



And that wraps it up!

Thank you all for an excellent semester.

All the best on the Finals.