CSE 31 Computer Organization

Lecture 26 – CPU Design (wrap up), Boolean Algebra, Gates and Circuits

Announcements

- Labs
 - Lab 10 grace period* ends this week
 - » Demo is **NOT REQUIRED** to receive full credit
- Reading assignments
 - All Reading (01-08) and Homework (01-06) assignments open for submission till 09-MAY, 11:59pm
 - » Complete Participation/Challenge Activities in each section to receive grade
 - » IMPORTANT: Make sure to submit score to CatCourses by using the link in the assignment page
 - » You may re-do past Reading/Homework assignments to improve score.
- Final Exam
 - On 10-MAY from 8:00-11:00am at COB2 130
 - Announcement and Sample Exam posted on CatCourses

^{*} A 10% penalty will be applied for late *submissions* during the grace period.

Announcements

- Project 02
 - Due 05-MAY
 - Can work in teams of 2 students
 - » Each team member must identify teammate in "Comments..." text-box at the submission page
 - » If working in teams, each student must submit code (can be the same as teammate) and demo individually
 - » Grade can vary among teammates depending on demo
 - Demo required for project grade
 - » No partial credit for submission without demo
 - No grace period
 - » Must complete submission and demo by due date.


Extra Credit

- Up to 2% towards your overall grades
- Due 06-MAY, 01:59am
- See assignment page on CatCourses for more details
- Lab with lowest score dropped from final grade evaluation

Meaning of the Control Signals (review)

```
    nPC_sel: "+4": 0 ⇒ PC <- PC + 4</li>
    "br": 1 ⇒ PC <- PC + 4 + {SignExt(Im16), 00}</li>
```

 Later in lecture: higher-level connection between mux and branch condition



Meaning of the Control Signals (review)

• ExtOp: $0 \Rightarrow \text{zero extend}$

 $1 \Rightarrow \text{sign extend}$

• ALUsrc: $0 \Rightarrow \text{regB}$;

 $1 \Rightarrow immed$


• ALUctr: "ADD", "SUB", "OR", ...

• MemWr: 1 ⇒ write memory


MemtoReg: 0 ⇒ ALU; 1 ⇒ Mem

• RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"


• RegWr: 1 ⇒ write register




Single Cycle Datapath for Branch




• if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0




Single Cycle Datapath for Branch




• if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0



Single Cycle Datapath for Branch




• if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0




Instruction Fetch Unit end of Branch

3	31 26	21	16	0
	ор	rs	rt	immediate


• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4




The Single Cycle Datapath during Jump




• New PC = { PC[31..28], target address, 00 }




The Single Cycle Datapath during Jump




• New PC = { PC[31..28], target address, 00 }




Instruction Fetch Unit at the End of Jump



Instruction Fetch Unit at the End of Jump



Control Logic



Control Signals (1/2)

```
inst
          Register Transfer
                                                      PC \leftarrow PC + 4
          R[rd] \leftarrow R[rs] + R[rt];
add
         ALUsrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"
                                                      PC \leftarrow PC + 4
         R[rd] \leftarrow R[rs] - R[rt]:
sub
          ALUsrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"
         R[rt] \leftarrow R[rs] + zero\_ext(Imm16); PC \leftarrow PC + 4
ori
          ALUsrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC_sel = "+4"
lw
          R[rt] \leftarrow MEM[R[rs] + sign\_ext(Imm16)]; PC \leftarrow PC + 4
          ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemtoReg, RegDst = rt, RegWr,
         nPC sel = "+4"
          MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
          ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"
         if (R[rs] == R[rt]) then PC \leftarrow PC + sign_ext(Imm16)] || 00 else PC \leftarrow PC + 4
beq
         nPC sel = "br", ALUctr = "SUB"
```


Control Signals (2/2)

See		10 0000				on't Car			
Appendix	x A	00 0000	00 0000	00 1101	10 0011	10 1011	00 010	000	0010
		add	sub	ori	lw	SW	beq	jur	np
	RegDst	1	1	0	0	Х	Х	Х	(
	ALUSrc	0	0	1	1	1	0	×	(
	MemtoReg	0	0	0	1	Х	Х	×	(
	RegWrite	1	1	1	1	0	0	C)
	MemWrite	0	0	0	0	1	0	C)
	nPCsel	0	0	0	0	0	1	?	·
	Jump	0	0	0	0	0	0	1	
	ExtOp	Х	Х	0	1	1	Х	×	
	ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtra	ct x	
	31 26	2	1	16	11	6		0	
R-typ	e <mark>op</mark>	rs	rt	r	d :	shamt	fu	nct	add, sub
I-type	е ор	rs	rt		im	mediate			ori, lw, sw, beq
J-typ	oe <mark>op</mark>			target a	ddress				jump


Boolean Expressions for Controller

```
RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = Iw
                                                      +: OR, •: AND, ~: NOT
RegWrite = add + sub + ori + lw
MemWrite = sw
                                                      rtype = 1 when opcode is 000000
nPCsel = beq
Jump = jump
ExtOp = Iw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)
ALUctr[1]
                = or
where.
rtype
            = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0
                                                                               How do we
ori
            = \sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0
                                                                         implement this in
lw
            = op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0
            = op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0
SW
                                                                                  gates?
beq
            = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0
jump
            = \sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0
            = rtype • func<sub>5</sub> • \simfunc<sub>4</sub> • \simfunc<sub>3</sub> • \simfunc<sub>2</sub> • \simfunc<sub>1</sub> • \simfunc<sub>0</sub>
add
            = rtype • func<sub>5</sub> • \simfunc<sub>4</sub> • \simfunc<sub>5</sub> • \simfunc<sub>6</sub> • func<sub>7</sub> • \simfunc<sub>7</sub>
sub
```


Controller Implementation




Add (opcode = 00 0000, func = 10 0000)



Sub (opcode = 00 0000, func = 10 0010)




RegDst




Summary: Single-cycle Processor

5 steps to design a processor

- 1. Analyze instruction set → datapath <u>requirements</u>
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits




Truth Tables



TT #1: XOR, 1 iff a or b = 1 (not both)

a	b	y
0	0	0
0	1	1
1	0	1
1	1	0

TT #2: 2-bit adder



В	C	
b_1b_0	$c_2c_1c_0$	
00	000	
01	001	
10	010	
11	011	
00	001	
01	010	
10	011	How
11	100	TIOW
00	010	Many
01	011	Rows
10	100	11000
11	101	
00	011	
01	100	
10	101	
11	110	
	b_1b_0 00 01 10 11 00 01 10 11 00 01 10 11 10 11 10 11 10 11 10 11 10	$egin{array}{cccc} b_1b_0 & c_2c_1c_0 \\ 00 & 000 \\ 01 & 001 \\ 10 & 010 \\ 11 & 011 \\ 00 & 001 \\ 01 & 010 \\ 10 & 011 \\ 11 & 100 \\ 00 & 010 \\ 01 & 011 \\ 11 & 101 \\ 00 & 011 \\ 101 & 100 \\ 11 & 100 \\ 101 & 100 \\ 10 & 101 \\ \end{array}$

Lec 26.25

TT #3: 32-bit unsigned adder

A	В	C
000 0	000 0	000 00
000 0	000 1	000 01
•	•	• How Many
•	•	. Rows?
•	•	•
111 1	111 1	111 10

TT #4: 3-input majority circuit

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Logic Gates (1/2)

		ab	c
		00	0
AND	\mathcal{D}	01	0
		10	0
		11	1
	a - T	ab	c
		00	0
OR		01	1
		10	1
		11	1
	a - 1 >0- b	a	b
NOT		0	1
		1	0

Lec 26.28

Logic Gates (2/2)

	a -11	ab	c
	<u> </u>	00	0
XOR	5 -12	01	1
		10	1
		11	0
	$a - \Gamma$	ab	c
	F p-c	00	1
NAND	D —	01	1
		10	1
		11	0
	$a \rightarrow \sum$	ab	c
	<u></u>	00	1
NOR		01	0
		10	0
		11	0

2-input gates extend to n-inputs

 N-input XOR is the only one which isn't so obvious


• It's simple: XOR is a 1 iff the # of 1s at its input is odd

a	b	c	y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1,

TT ⇒ Gates (e.g., majority circ.)

a	b	c	y	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	0	y y
1	0	1	1	
1	1	0	1	
1	1	1	1	

Boolean Algebra (e.g., for majority fun.)



Laws of Boolean Algebra

$$x \cdot \overline{x} = 0$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot x = x$$

$$x \cdot y = y \cdot x$$

$$(xy)z = x(yz)$$

$$x(y + z) = xy + xz$$

$$xy + x = x$$

$$\overline{x}y + x = x + y$$

$$\overline{x} \cdot \overline{y} = \overline{x} + \overline{y}$$

$$x + \overline{x} = 1$$

$$x + 0 = x$$

$$x + x = x$$

$$x + y = y + x$$

$$(x + y) + z = x + (y + z)$$

$$(x + y) + z = x + (y + z)$$

$$(x + y)x = x$$

$$(x + y)x = x$$

$$(\overline{x} + y)x = xy$$

$$\overline{x + y} = \overline{x} \cdot \overline{y}$$


complementarity laws of 0's and 1's identities idempotent law commutativity associativity distribution uniting theorem uniting theorem v.2 DeMorgan's Law

Boolean Algebraic Simplification

$$y = ab + a + c$$

 $= a(b+1) + c$ distribution, identity
 $= a(1) + c$ law of 1's
 $= a + c$ identity

Circuit & Algebraic Simplification



original circuit
equation derived from original circuit
algebraic simplification

BA also great for circuit <u>verification</u>
Circ X = Circ Y?
use BA to prove!

simplified circuit

TT ⇒ Gates (e.g., majority circ.)

a	b	c	У	
0	0	0	0	
0	0	1	0	
0	1	0	0	a To
0	1	1	1	
1	0	0	0	y y
1	0	1	1	
1	1	0	1	
1	1	1	1	

Canonical forms (1/2)

$\overline{a} \cdot \overline{b} \cdot \overline{c}$ $\overline{a} \cdot \overline{b} \cdot c$ \overline{c}	abc 000 001 010 011 100 101 110	y 1 1 0 0 1 0 1 0 1 0	$y=\overline{a}\overline{b}\overline{c}+\overline{a}\overline{b}c+a\overline{b}\overline{c}+ab\overline{c}$ Sum-of-products or Sum-of-minterms (ORs of ANDs)
---	--	-----------------------	--

Canonical forms (2/2)


$$y = \overline{a}\overline{b}\overline{c} + \overline{a}\overline{b}c + a\overline{b}\overline{c} + ab\overline{c}$$

$$= \overline{a}\overline{b}(\overline{c} + c) + a\overline{c}(\overline{b} + b)$$

$$= \overline{a}\overline{b}(1) + a\overline{c}(1)$$

$$= \overline{a}\overline{b} + a\overline{c}$$

distribution complementarity identity



Canonical forms example

	_		
Α	В	С	o 0=a.b.c+a.b.c+a.b.c
0	0	0 -	01.D.C.T.U.D.C.T.U.D.C
0	0	1	
0	1	0 —	$= \overline{a}c(5+b) + ab\overline{c}$
0	1	1	
1	0	0	= ac +abc
1	0	1	0
1	1	0	
1	1	1	0

And that wraps it up!

Thank you all for an excellent semester.

All the best on the Finals.