

ARM Cheatsheet arranged by instruction type

ARM Instructions			
Arithmetic	ADD <i>cdS</i> <sup>†</sup>	<i>reg, reg, arg</i>	add
	SUB <i>cdS</i>	<i>reg, reg, arg</i>	subtract
	RSB <i>cdS</i>	<i>reg, reg, arg</i>	subtract reversed operands
	ADC <i>cdS</i>	<i>reg, reg, arg</i>	add both operands and carry flag
	SBC <i>cdS</i>	<i>reg, reg, arg</i>	subtract both operands and adds carry flag − 1
	RSC <i>cdS</i>	<i>reg, reg, arg</i>	reverse subtract both operands and adds carry flag − 1
	MUL <i>cdS</i>	<i>reg<sub>d</sub>, reg<sub>m</sub>, reg<sub>s</sub></i>	multiply <i>reg<sub>m</sub></i> and <i>reg<sub>s</sub></i> , places lower 32 bits into <i>reg<sub>d</sub></i>
	MLA <i>cdS</i>	<i>reg<sub>d</sub>, reg<sub>m</sub>, reg<sub>s</sub>, reg<sub>n</sub></i>	places lower 32 bits of <i>reg<sub>m</sub> · reg<sub>s</sub> + reg<sub>n</sub></i> into <i>reg<sub>d</sub></i>
	UMULL <i>cdS</i>	<i>reg<sub>lo</sub>, reg<sub>hi</sub>, reg<sub>m</sub>, reg<sub>s</sub></i>	multiply <i>reg<sub>m</sub></i> and <i>reg<sub>s</sub></i> place 64-bit unsigned result into { <i>reg<sub>hi</sub></i> , <i>reg<sub>lo</sub></i> }
	UMLAL <i>cdS</i>	<i>reg<sub>lo</sub>, reg<sub>hi</sub>, reg<sub>m</sub>, reg<sub>s</sub></i>	place unsigned <i>reg<sub>m</sub> · reg<sub>s</sub> + {reg<sub>hi</sub>, reg<sub>lo</sub>}</i> into { <i>reg<sub>hi</sub></i> , <i>reg<sub>lo</sub></i> }
	SMULL <i>cdS</i>	<i>reg<sub>lo</sub>, reg<sub>hi</sub>, reg<sub>m</sub>, reg<sub>s</sub></i>	multiply <i>reg<sub>m</sub></i> and <i>reg<sub>s</sub></i> , place 64-bit signed result into { <i>reg<sub>hi</sub></i> , <i>reg<sub>lo</sub></i> }
	SMLAL <i>cdS</i>	<i>reg<sub>lo</sub>, reg<sub>hi</sub>, reg<sub>m</sub>, reg<sub>s</sub></i>	place signed <i>reg<sub>m</sub> · reg<sub>s</sub> + {reg<sub>hi</sub>, reg<sub>lo</sub>}</i> into { <i>reg<sub>hi</sub></i> , <i>reg<sub>lo</sub></i> }
Bitwise logic	AND <i>cdS</i>	<i>reg, reg, arg</i>	bitwise AND
	ORR <i>cdS</i>	<i>reg, reg, arg</i>	bitwise OR
	EOR <i>cdS</i>	<i>reg, reg, arg</i>	bitwise exclusive-OR
	BIC <i>cdS</i>	<i>reg, reg<sub>a</sub>, arg<sub>b</sub></i>	bitwise <i>reg<sub>a</sub></i> AND (NOT <i>arg<sub>b</sub></i> )
Comparison	CMP <i>cd</i>	<i>reg, arg</i>	update flags based on subtraction
	CMN <i>cd</i>	<i>reg, arg</i>	update flags based on addition
	TST <i>cd</i>	<i>reg, arg</i>	update flags based on bitwise AND
	TEQ <i>cd</i>	<i>reg, arg</i>	update flags based on bitwise exclusive-OR
Data movement	MOV <i>cdS</i>	<i>reg, arg</i>	copy argument
	MVN <i>cdS</i>	<i>reg, arg</i>	copy bitwise NOT of argument
Memory access	LDR <i>cdB</i> <sup>‡</sup>	<i>reg, mem</i>	loads word/ byte/ half from memory into a register
	STR <i>cdB</i>	<i>reg, mem</i>	stores word/ byte/ half to memory from a register
	LDM <i>cdum</i>	<i>reg<sup>l</sup>, mreg</i>	loads into multiple registers
	STM <i>cdum</i>	<i>reg<sup>l</sup>, mreg</i>	stores multiple registers
	SWP <i>cdB</i>	<i>reg<sub>d</sub>, reg<sub>m</sub>, [reg<sub>n</sub>]</i>	copies <i>reg<sub>m</sub></i> to memory at <i>reg<sub>n</sub></i> , old value at address <i>reg<sub>n</sub></i> to <i>reg<sub>d</sub></i>
Branching	B <i>cd</i>	<i>imm<sub>24</sub></i>	branch to <i>imm<sub>24</sub></i> words away
	BL <i>cd</i>	<i>imm<sub>24</sub></i>	copy PC to LR, then branch
	BX <i>cd</i>	<i>reg</i>	copy <i>reg</i> to PC, and exchange instruction sets (T flag := <i>reg</i> [0])
	SWI <i>cd</i>	<i>imm<sub>24</sub></i>	software interrupt
† S = set condition flags ‡ B = byte, can be replaced by H for half word(2 bytes)			

cd: condition code			um: update mode	
AL or omitted	always	(ignored)	FA / IA	ascending, starting from <i>reg</i>
EQ	equal	Z = 1	EA / IB	ascending, starting from <i>reg</i> + 4
NE	not equal	Z = 0	FD / DB	descending, starting from <i>reg</i>
CS	carry set (same as HS)	C = 1	ED / DA	descending, starting from <i>reg</i> − 4
CC	carry clear (same as LO)	C = 0		
MI	minus	N = 1		
PL	positive or zero	N = 0		
VS	overflow	V = 1		
VC	no overflow	V = 0		
HS	unsigned higher or same	C = 1		
LO	unsigned lower	C = 0		
HI	unsigned higher	C = 1 ∧ Z = 0		
LS	unsigned lower or same	C = 0 ∨ Z = 1		
GE	signed greater than or equal	N = V		
LT	signed less than	N ≠ V		
GT	signed greater than	Z = 0 ∧ N = V		
LE	signed less than or equal	Z = 1 ∨ N ≠ V		
			reg: register	
			R0 to R15	register according to number
			SP	register 13
			LR	register 14
			PC	register 15
			arg: right-hand argument	
			# <i>imm<sub>8</sub></i>	immediate on 8 bits, possibly rotated right
			<i>reg</i>	register
			<i>reg, shift</i>	register shifted by distance

shift: shift register value			mem: memory address	
LSL	# <i>imm<sub>5</sub></i>	shift left 0 to 31	[ <i>reg, #±imm<sub>12</sub></i> ]	<i>reg</i> offset by constant
LSR	# <i>imm<sub>5</sub></i>	logical shift right 1 to 32	[ <i>reg, ±reg</i> ]	<i>reg</i> offset by variable bytes
ASR	# <i>imm<sub>5</sub></i>	arithmetic shift right 1 to 32	[ <i>reg<sub>a</sub>, ±reg<sub>b</sub>, shift</i> ]	<i>reg<sub>a</sub></i> offset by shifted variable <i>reg<sub>b</sub></i> <sup>†</sup>
ROR	# <i>imm<sub>5</sub></i>	rotate right 1 to 31	[ <i>reg, #±imm<sub>12</sub></i> ] !	update <i>reg</i> by constant, then access memory
RRX		rotate carry bit into top bit	[ <i>reg, ±reg</i> ] !	update <i>reg</i> by variable bytes, then access memory
LSL	<i>reg</i>	shift left by register	[ <i>reg, ±reg, shift</i> ] !	update <i>reg</i> by shifted variable, then access memory <sup>†</sup>
LSR	<i>reg</i>	logical shift right by register	[ <i>reg</i> ] , #± <i>imm<sub>12</sub></i>	access address <i>reg</i> , then update <i>reg</i> by offset
ASR	<i>reg</i>	arithmetic shift right by register	[ <i>reg</i> ] , ± <i>reg</i>	access address <i>reg</i> , then update <i>reg</i> by variable
ROR	<i>reg</i>	rotate right by register	[ <i>reg</i> ] , ± <i>reg, shift</i>	access address <i>reg</i> , then update <i>reg</i> by shifted variable <sup>†</sup>
† shift distance must be by constant				