## **ARM Instructions**

|          |                                      |  |   | ATCM INSULGEROUS   |  |
|----------|--------------------------------------|--|---|--|--|
|          |                                      | ADD <i>cd</i> S <sup>†</sup>                     | reg, reg, arg                                     | add  |  |
|          |                                      | $\mathtt{SUB}cd\mathtt{S}$                       | $reg,\ reg,\ arg$                                 | subtract   |  |
|          |                                      | $\mathtt{RSB}\mathit{cd}\mathtt{S}$              | $reg,\ reg,\ arg$                                 | subtract reversed operands   |  |
|          |                                      | $\mathtt{ADC}cd\mathtt{S}$                       | $reg,\ reg,\ arg$                                 | add both operands and carry flag   |  |
|          | ťic                                  | $\mathtt{SBC}cd\mathtt{S}$                       | $reg,\ reg,\ arg$                                 | subtract both operands and adds carry flag $-1$  |  |
|          | me                                   | $\mathtt{RSC}\mathit{cd}\mathtt{S}$              | $reg,\ reg,\ arg$                                 | reverse subtract both operands and adds carry flag $-1$  |  |
|          | Arithmetic                           | $\mathtt{MUL}cd\mathtt{S}$                       | $reg_d, reg_m, reg_s$                             | multiply $reg_m$ and $reg_s$ , places lower 32 bits into $reg_d$   |  |
|          | Ar                                   | $\mathtt{MLA}\mathit{cd}\mathtt{S}$              | $reg_d, reg_m, reg_s, reg_n$                      | places lower 32 bits of $reg_m \cdot reg_s + reg_n$ into $reg_d$   |  |
|          |                                      | $\mathtt{UMULL}cd$                               | S $reg_{lo}$ , $reg_{hi}$ , $reg_m$ , $reg_s$     | multiply $reg_m$ and $reg_s$ place 64-bit unsigned result into $\{reg_{hi}, reg_{lo}\}$  |  |
|          |                                      | $\mathtt{UMLAL}\mathit{cd}$                      | S $reg_{lo}$ , $reg_{hi}$ , $reg_{m}$ , $reg_{s}$ | $\text{place unsigned } \textit{reg}_{\textit{m}} \; \cdot \; \textit{reg}_{\textit{s}} \; + \; \{\textit{reg}_{\textit{h}\textit{i}}, \; \textit{reg}_{\textit{lo}}\} \; \text{into} \; \{\textit{reg}_{\textit{h}\textit{i}}, \; \textit{reg}_{\textit{lo}}\}$ |  |
|          |                                      | $\mathtt{SMULL}\mathit{cd}$                      | $S reg_{lo}, reg_{hi}, reg_m, reg_s$              | multiply $reg_m$ and $reg_s$ , place 64-bit signed result into $\{reg_{hi}, reg_{lo}\}$  |  |
|          |                                      | $\mathtt{SMLAL}\mathit{cd}$                      | S $reg_{lo}$ , $reg_{hi}$ , $reg_m$ , $reg_s$     | place signed $reg_m \cdot reg_s + \{reg_{hi}, reg_{lo}\}$ into $\{reg_{hi}, reg_{lo}\}$  |  |
|          | е                                    | $\mathtt{AND}cd\mathtt{S}$                       | $reg,\ reg,\ arg$                                 | bitwise AND  |  |
|          | Wis                                  | ORR <i>cd</i> S<br>EOR <i>cd</i> S               | $reg,\ reg,\ arg$                                 | bitwise OR   |  |
|          | Bitwise                              | EOR <i>cd</i> S                                  | $reg,\ reg,\ arg$                                 | bitwise exclusive-OR   |  |
|          |                                      | BICcdS   | $reg, reg_a, arg_b$                               | bitwise $reg_a$ AND (NOT $arg_b$ )   |  |
|          | 1 .                                  | CMPcd  | $reg, \ arg$                                      | update flags based on subtraction  |  |
|          | Comp-                                | CMN cd<br>TST cd                                 | reg, arg  | update flags based on addition   |  |
|          | Co.                                  | TSTcd  | $reg,\ arg$                                       | update flags based on bitwise AND  |  |
|          |                                      | TEQcd  | reg, arg  | update flags based on bitwise exclusive-OR   |  |
| Data mov | em er                                | MOV cd S   | $reg,\ arg$                                       | copy argument  |  |
| Data mov |                                      | MVN cd S   | reg, arg  | copy bitwise NOT of argument   |  |
|          |                                      | $\mathtt{LDR}cd\mathtt{B}^\ddagger$              | $reg,\ mem$                                       | loads word/ byte/ half from memory into a register   |  |
|          | Memory                               | STRcdB   | $reg,\ mem$                                       | stores word/ byte/ half to memory from a register  |  |
|          | ŭ,                                   | $\mathcal{L}_{\mathbf{x}}$ STR $ca$ B LDMcd $um$ | 0 /   | loads into multiple registers  |  |
|          | M                                    | Dilleadin  | 0 , 0   | stores multiple registers  |  |
|          |                                      | $\mathtt{SWP}cd\mathtt{B}$                       | $reg_d, reg_m, [reg_n]$                           | copies $reg_m$ to memory at $reg_n$ , old value at address $reg_n$ to $reg_d$  |  |
|          | 1.                                   | Bcd  | $imm_{24}$  | branch to $imm_{24}$ words away  |  |
|          | $\frac{\mathbf{Branch}}{\mathbf{b}}$ | BLcd   | $imm_{24}$  | copy PC to LR, then branch   |  |
|          | rar                                  | BXcd   | reg   | copy $reg$ to PC, and exchange instruction sets (T flag := $reg[0]$ )  |  |
|          |                                      | SWIcd  | $imm_{24}$  | software interrupt   |  |
|          |                                      |  |   |  |  |

 $^{\dagger}$  S = set condition flags

 $<sup>^{\</sup>ddagger}$  B = byte, can be replaced by H for half word(2 bytes)

| cd: | condition | code |  |
|-----|-----------|------|--|
| ·u. | COHUMETON | couc |  |

|               | cd: condition code           |                       |              | um: update mode                             |
|---------------|------------------------------|-----------------------|--------------|---|
| AL or omitted | always                       | (ignored)             | FA / IA      | ascending, starting from reg                |
| EQ            | equal                        | Z = 1                 | EA / IB      | ascending, starting from $reg + 4$          |
| NE            | onumber not equal            | $\mathbf{Z} = 0$      | FD / DB      | descending, starting from reg               |
| CS            | carry set (same as HS)       | C = 1                 | ED / DA      | descending, starting from $reg - 4$         |
| CC            | carry clear (same as LO)     | C = 0                 |              |   |
| MI            | minus                        | N = 1                 |              |   |
| PL            | positive or zero             | N = 0                 |              | reg: register                               |
| VS            | overflow                     | V = 1                 | R0 to R15    | register according to number                |
| VC            | no overflow                  | V = 0                 | SP           | register 13                                 |
| HS            | unsigned higher or same      | C = 1                 | LR           | register 14                                 |
| LO            | unsigned lower               | C = 0                 | PC           | register 15                                 |
| HI            | unsigned higher              | $C = 1 \wedge Z = 0$  |              |   |
| LS            | unsigned lower or same       | $C = 0 \lor Z = 1$    |              |   |
| GE            | signed greater than or equal | N = V                 |              | arg: right-hand argument                    |
| LT            | signed less than             | $N \neq V$            | $\#imm_8$    | immediate on 8 bits, possibly rotated right |
| GT            | signed greater than          | $Z = 0 \wedge N = V$  | reg          | register                                    |
| LE            | signed less than or equal    | $Z = 1 \vee N \neq V$ | reg, $shift$ | register shifted by distance                |
|               |                              |                       |              |   |

|                             | _               |
|-----------------------------|-----------------|
| shift: shift register value | mem: memory add |
|                             |                 |

|   | LSL #           | $imm_5$ | shift left 0 to 31                 | [ $reg$ , $\#\pm imm_{12}$ ]        | reg offset by constant  |
|---|-----------------|---------|------------------------------------|-------------------------------------|---|
|   | LSR #           | $imm_5$ | logical shift right 1 to 32        | [ $reg$ , $\pm reg$ ]               | reg offset by variable bytes  |
|   | ASR #           | $imm_5$ | arithmetic shift right 1 to 32     | [ $reg_a$ , $\pm reg_b$ , $shift$ ] | $reg_a$ offset by shifted variable $reg_b$ †                              |
|   | ROR #           | $imm_5$ | rotate right 1 to 31               | [ $reg$ , $\#\pm imm_{12}$ ] !      | update reg by constant, then access memory                                |
|   | RRX             |         | rotate carry bit into top bit      | [ $reg$ , $\pm reg$ ] !             | update reg by variable bytes, then access memory                          |
|   | LSL $r\epsilon$ | eg      | shift left by register             | [ $reg$ , $\pm reg$ , $shift$ ] !   | update reg by shifted variable, then access memory †                      |
|   | LSR $r\epsilon$ | eg      | logical shift right by register    | [ $reg$ ] , $\#\pm imm_{12}$        | access address reg, then update reg by offset                             |
|   | ASR $r\epsilon$ | eg      | arithmetic shift right by register | [ $reg$ ] , $\pm reg$               | access address reg, then update reg by variable                           |
| _ | ROR $re$        | eg      | rotate right by register           | [ $reg$ ] , $\pm reg$ , $shift$     | access address $reg$ , then update $reg$ by shifted variable $^{\dagger}$ |
|   |                 |         |                                    |                                     |   |