ARM assembly language reference card

```
copy argument (S = \text{set flags}) Bcd
                                                                                                    branch to imm_{12} words away
MOVcdS
           reg, arg
                                                                            imm_{12}
MVNcdS
                              copy bitwise NOT of argumentBLcd
                                                                            imm_{12}
                                                                                                    copy PC to LR, then branch
           reg, arg
ANDcdS
                             bitwise AND
                                                               BXcd
                                                                                                    copy reg to PC
           reg, reg, arg
                                                                            reg
                             bitwise OR
                                                               SWIcd
                                                                                                    software interrupt
ORRcdS
           reg, reg, arg
                                                                            imm_{24}
                             bitwise exclusive-OR
                                                                                                    loads word/byte from memory
EORcdS
           reg, reg, arg
                                                               LDRcdB
                                                                            reg, mem
BICcdS
                             bitwise reg_a AND (NOT arg_b) STRcdB
                                                                            reg, mem
                                                                                                    stores word/byte to memory
           reg, reg_a, arg_b
ADDcdS
                                                               LDMcdum
                                                                            reg!, mreg
                                                                                                    loads into multiple registers
           reg, reg, arg
                                                               STMcdum
                                                                                                    stores multiple registers
SUBcdS
           reg, reg, arg
                             subtract
                                                                            reg!, mreg
                              subtract reversed arguments
                                                                                                    copies reg_m to memory at reg_n,
RSBcdS
           reg, reg, arg
                                                               SWPcdB
                                                                            reg_d, reg_m, [reg_n]
ADCcdS
           reg, reg, arg
                              add with carry flag
                                                                                                      old value at address reg_n to reg_d
                             subtract with carry flag
SBCcdS
           reg, reg, arg
                             reverse subtract with carry flag
RSCcdS
           reg, reg, arg
                             update flags based on subtraction
CMPcd
           reg, arg
                              update flags based on addition
CMNcd
           reg, arg
                              update flags based on bitwise AND
TSTcd
           reg, arg
                              update flags based on bitwise exclusive-OR
TEQcd
           reg, arg
                                        multiply reg_a and reg_b, places lower 32 bits into reg_d
MULcdS
               reg_d, reg_a, reg_b
MLAcdS
                                       places lower 32 bits of reg_a \cdot reg_b + reg_c into reg_d
               reg_d, reg_a, reg_b, reg_c
                                        multiply reg_a and reg_b, place 64-bit unsigned result into \{reg_u, reg_\ell\}
UMULLcdS
              reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
                                        place unsigned reg_a \cdot reg_b + \{reg_u, reg_\ell\} into \{reg_u, reg_\ell\}
UMLALcdS
              reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
                                        multiply reg_a and reg_b, place 64-bit signed result into \{reg_u, reg_\ell\}
SMULLcdS
              reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
                                        place signed reg_a \cdot reg_b + \{reg_u, reg_\ell\} into \{reg_u, reg_\ell\}
SMLALcdS
              reg_{\ell}, reg_{u}, reg_{a}, reg_{b}
reg: register
                                                          arg: right-hand argument
              register according to number
                                                                      immediate (rotated into 8 bits)
R0 to R15
                                                          \#imm_{8*}
              register 13
SP
                                                                      register
                                                          reg
LR
              register 14
                                                                      register shifted by distance
                                                          reg, shift
PC
              register 15
                                                         mem: memory address
um: update mode
                                                                                  reg offset by constant
                                                          [ reg, \#\pm imm_{12} ]
     increment, starting from reg
                                                                                  reg offset by variable bytes
                                                          [ reg, \pm reg ]
ΙB
     increment, starting from reg + 4
                                                          [ reg_a, \pm reg_b, shift ]
                                                                                  reg_a offset by shifted variable reg_b^{\dagger}
      decrement, starting from reg
                                                                                  update reg by constant, then access memory
DA
                                                          [ reg, \#\pm imm_{12} ]!
DB
      decrement, starting from reg - 4
                                                                                  update reg by variable bytes, access memory
                                                          [ reg, \pm reg ]!
                                                          [ reg, \pm reg, shift ]!
                                                                                  update reg by shifted variable<sup>†</sup>, access memory
cd: condition code
                                                                                  access address reg, then update reg by offset
                                                          [reg], \#\pm imm_{12}
AL or omitted
                 always
                                                          [reg], \pm reg
                                                                                  access address reg, then update reg by variable
                 equal (zero)
ΕO
                                                                                  access address reg, update reg by shifted variable<sup>†</sup>
                                                          [reg], \pm reg, shift
NE
                 nonequal (nonzero)
                                                                                  † shift distance must be by constant
CS
                 carry set (same as HS)
CC
                 carry clear (same as LO)
                                                          shift: shift register value
                                                                         shift left 0 to 31
                                                          LSL \#imm_5
ΜI
                 minus
                                                                         logical shift right 1 to 32
PL
                 positive or zero
                                                          LSR #imm<sub>5</sub>
VS
                 overflow set
                                                          ASR #imm<sub>5</sub>
                                                                         arithmetic shift right 1 to 32
                                                                         rotate right 1 to 31
VC
                 overflow clear
                                                         ROR #imm5
                 unsigned higher or same
                                                                         rotate carry bit into top bit
HS
                                                         RRX
                 unsigned lower
                                                                         shift left by register
LO
                                                         LSL reg
                 unsigned higher
                                                                         logical shift right by register
ΗI
                                                          LSR reg
LS
                 unsigned lower or same
                                                                         arithmetic shift right by register
                                                          ASR reg
                 signed greater than or equal
                                                                         rotate right by register
GE
                                                          ROR reg
                 signed less than
LT
                 signed greater than
GT
LE
                 signed less than or equal
```