
# Lab 1 Report

Tuesday, February 15, 2022 2:56 PM





# How does this data compare to the data found in Lab 1 (where we used 1 unit gate delay per logic gate and area of one gate for each gate)?

This compares to data find in Lab 1 because there is no relatable trend to the data that we found in the simulation to the synthesis


## Is the data similar (similar trends)? Why or why not?

There is no real relatable trend to the data because the amount of bits added in the adder doesn't change so the number of lookup tables should remain the same. The number of lookup tables may have changed in our case because how it was implemented.


### How could you make the design faster than what is reported?

You could make the design faster by decreasing the amount of bits added in the circuit thus making the circuit smaller. You could also make a dedicated 16 bit adder and have the propagation delay of 3 for only one gate needed but designing this would be a nightmare to do with our methods that we have.

# How could you make it smaller?



Add 4



4

designing this would be a nightmare to do with our methods that we have.

#### How could you make it smaller?


-- rca w fa.vhd

You could use the ripple carry adder and decrease the amount of adders needed to solve your problem


Given a specification for an N-bit Adder design (for example given a WPD), what would be your approach to meeting the required specifications, area or delay?


It would depend on what is the priority. If speed is the priority then I would use a higher adder circuit for a fast circuit. If I need to design something that doesn't take up a lot of space then I would design the ripple carry adder. Somewhere in the middle of that is a good way to start your design with small area but somewhat fast speed.

```
-- Ripple Carry Adder with full adder subcomponent
library IEEE,WORK;
        use IEEE.STD_LOGIC_1164.ALL;
        use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity FA is
        port(
                A,B,Ci: in std_logic;
                 Co,S: out std_logic);
end;
architecture FA BEHAV of FA is
begin
  Co <= (A and B) or (A and Ci) or (B and Ci)
     -- pragma synthesis_off
     after 2 ns
     -- pragma synthesis_on
    <= (A xor B) xor Ci
     -- pragma synthesis_off
     after 2 ns
      -- pragma synthesis_on
library IEEE, WORK;
        use IEEE.STD_LOGIC_1164.ALL;
        use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity RCA is
        generic(N:integer:=16);
                                               -- defaults to a 16 bit adder
        port(
                A,B: in std_logic_vector(N-1 downto 0);
         Ci: in std_logic;
         Co: out std_logic;
                 S: out std_logic_vector(N-1 downto 0));
end;
architecture RCA_STRUCT of RCA is
  -- declarative area
  component FA
    port(A,B,Ci:in std_logic;Co,S:out std_logic);
  end component;
  signal C:std_logic_vector(N downto 0);
begin
  -- instantiation area
  C(0) <= Ci;
  GI: for I in 0 to N-1 generate
    GI:FA port map(A \Rightarrow A(I),B \Rightarrow B(I), Ci \Rightarrow C(I),Co \Rightarrow C(I+1),S \Rightarrow S(I));
  end generate;
  Co <= C(N);
end;
```



#### Add 1





```
-- rca__w_add2.vhd
-- ripple carry adder with 2-bit adder (ADD2) subcomponent
-- RCA generic integer N must be even (a multiple of 2)
-- what would be the limitation of N for RCA with ADD4 subcomponent
library IEEE,WORK;
                                 use IEEE.STD_LOGIC_1164.ALL;
                                use IEEE.STD LOGIC UNSIGNED.ALL;
-- ADD2 is a two-level logic (ignoring inverters) circuit that adds two, 2-bit numbers
-- you must design this block
entity ADD2 is
                                                               A,B: in std_logic_vector(1 downto 0);
                               port(
                                                                  Ci: in std_logic;
                                                                  Co: out std_logic;
                                                                  S: out std_logic_vector(1 downto 0));
end;
architecture ADD2_BEHAV of ADD2 is
begin
        C <= (A(1) and B(1)) or (Ci and A(0) and B(1)) or (Ci and A(1) and A(0)) or (A(1) and A(0) and B(0)) or (Ci and A(1) 
B(\theta)) or (Ci and B(1) and B(\theta)) or (A(\theta) and B(\theta) and B(\theta))
                       -- pragma synthesis_off
                    after 2 ns
                      -- pragma synthesis_on
        \tilde{S}(\theta) \leftarrow (\text{not}(Ci) \text{ and } \text{not}(A(\theta)) \text{ and } B(\theta)) \text{ or } (\text{not}(Ci) \text{ and } A(\theta) \text{ and } \text{not}(B(\theta))) \text{ or } (Ci \text{ and } \text{not}(A(\theta)) \text{ and } \text{not}(B(\theta))) \text{ or } (Ci \text{ and } \text{not}(A(\theta)) \text{ and } \text{not}(B(\theta))) \text{ or } (Ci \text{ and } \text{not}(A(\theta)) \text{ and } \text{not}(B(\theta))) \text{ or } (Ci \text{ and } \text{not}(A(\theta)) \text{ and } \text{not}(B(\theta))) \text{ or } (Ci \text{ and } \text{not}(A(\theta)) \text{ and } \text{not}(B(\theta))) \text{ or } (Ci \text{ and } \text{not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(B(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta)) \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } \text{ not}(A(\theta))) \text{ or } (Ci \text{ and } A(\theta))) \text{ or } (Ci \text{ and } A(\theta)) \text{ or } (Ci \text
and A(0) and B(0)
                     -- pragma synthesis_off
                    after 2 ns
                     -- pragma synthesis_on
        S(1) \leftarrow (not(Ci) \text{ and } not(A(1)) \text{ and } not(A(0)) \text{ and } B(1)) \text{ or } (not(Ci) \text{ and } not(A(1)) \text{ and } B(1) \text{ and } not(B(0))) \text{ or } (not(A(1)) \text{ and } B(1) \text{ and } not(B(0))) \text{ or } (not(A(1)) \text{ and } B(1)) \text{ or } (not(A(1)) \text{ and } B(1)) \text{ or } (not(A(1))) \text{ and } B(1) \text{ and } not(B(0))) \text{ or } (not(A(1))) \text{ or } (not(A(1))) \text{ or } (not(A(1))) \text{ and } B(1)) \text{ or } (not(A(1))) \text{ or } (not(A(
and not(A(\theta)) and B(1) and not(B(\theta))) or (not(Ci) and A(1) and not(A(\theta)) and not(B(1))) or (not(Ci) and A(1) and not(B(1))
and not(B(\theta))) or (A(1) and not(A(\theta)) and not(B(1)) and not(B(\theta))) or (not(A(1)) and A(\theta) and not(B(1)) and B(\theta)) or (C1)
and not(A(1)) and not(B(1)) and B(0) or (Ci and not(A(1)) and A(0) and not(B(1))) or (A(1) and A(0) and B(0)) or
(Ci and A(1) and B(1) and B(0)) or (Ci and A(1) and A(0) and B(1))
                          pragma synthesis_off
                    after 2 ns
                     -- pragma synthesis_on
end:
library IEEE,WORK;
                                 use IEEE.STD_LOGIC_1164.ALL;
                                 use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity RCA is
                                generic(N:integer:=16);
                                                                                                                                                                                         -- defaults to a 16 bit adder
                                port( A,B: in std_logic_vector(N-1 downto 0);
                                    Ci: in std_logic;
                                   Co: out std logic:
                                                               S: out std_logic_vector(N-1 downto 0));
end:
architecture RCA_STRUCT of RCA is
         -- declarative area
                port(A,B:in std_logic_vector(1 downto 0);Ci:in std_logic;Co:out std_logic;S:out std_logic_vector(1 downto 0));
        signal C:std_logic_vector(N/2 downto 0);
begin
         -- it helps to draw this out and label the signal lines
         -- instantiation area
        C(0) \leftarrow Ci:
        GI: for I in 0 to N/2-1 generate
                 GI:ADD2
                         port\ map(A(1) => A(2*I+1), A(0) => A(2*I), B(1) => B(2*I+1), B(0) => B(2*I), Ci => C(I), Co => C(I+1), S(1) => S(2*I+1), S(0) => S(2*I));
         end generate;
        Co <= C(N/2);
end;
```

```
-- rca__w_add4.vhd
     -- ripple carry adder with 2-bit adder (ADD4) subcomponent
     -- RCA generic integer N must be even (a multiple of 4)
       -- what would be the limitation of N for RCA with ADD4 subcomponent
  library IEEE,WORK;
                                                                                                    use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
     -- ADD2 is a two-level logic (ignoring inverters) circuit that adds two, 2-bit numbers
     -- you must design this block
     entity ADD4 is
                                                                                                                                                                                                          A,B: in std_logic_vector(3 downto 0);
                                                                                                      port(
                                                                                                                                                                                                               Ci: in std_logic;
                                                                                                                                                                                                               Co: out std_logic;
                                                                                                                                                                                                               S: out std_logic_vector(3 downto 0));
     end;
     architecture ADD4_BEHAV of ADD4 is
  Co \leftarrow (A(3) and B(3)) or (A(3) and A(2) and B(2)) or (A(2) and B(3) and B(2)) or (A(3) and A(2) and A(1) and B(1)) or (A(2) and A(1) and B(3) and B(3) and B(1)) or (A(3) and A(1) and B(3) an
or (A(2) and A(1) and B(3) and B(1)) or (A(3) and A(1) and B(2) and B(1)) or (A(1) and B(3) and B(2) and B(1)) or (A(2) and A(1) and A(0) and B(3) and B(3) and B(3) and B(3) and A(2) and A(2) and A(1) and A(0) and B(3) and B(2) and B(3) and B(4) and B(4) and B(4) and B(5) and B(5) and B(6) and B(6) and B(8) 
     A(0) and B(3) and B(2) and B(0)) or (A(1) and A(0) and B(3) and B(2) and Ci) or (A(1) and B(3) and B(2) and B(0) and Ci) and C
     Ci) or (A(\theta) and B(3) and B(2) and B(1) and B(\theta) or (A(\theta) and B(3) and B(2) and B(1) and Ci or (B(3) and B(2) and Ci
     B(1) and B(0) and Ci)
                                                                           -- pragma synthesis_off
                                                                   after 2 ns
                                                                      -- pragma synthesis_on
                                S(0) \leftarrow (not(A(0))) and not(B(0)) and Ci) or (not(A(0))) and B(0) and not(Ci)) or (A(0)) and not(B(0)) and not(Ci)) or
  (A(0) and B(0) and Ci)
-- pragma synthesis_off
                                                                   after 2 ns
                                                                           -- pragma synthesis_on
                              S(1) \leftarrow (not(A(1)) \text{ and } not(A(0)) \text{ and } B(1) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(A(0)) \text{ and } not(B(1)) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(A(0)) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(A(0)) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(A(0)) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(A(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(A(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ and } not(B(0))) \text{ or } (A(1) \text{ and } not(B(0))) \text{ or 
     (\text{not}(A(1)) \text{ and } \text{not}(A(0)) \text{ and } B(1) \text{ and } \text{not}(Ci)) \text{ or } (A(1) \text{ and } \text{not}(A(0)) \text{ and } \text{not}(B(1)) \text{ and } \text{not}(Ci)) \text{ or } (\text{not}(A(1)) \text{ and } \text{not}(A(1)) \text{ and } \text{not}(B(1)) \text{ and } \text{ not}(B(1)) 
     B(1) and not(B(\theta)) and not(Ci) or (A(1) and not(B(1)) and not(B(\theta)) and not(Ci) or (not(A(1)) and A(\theta) and A(\theta)
     \mathsf{not}(\mathsf{B}(1)) and \mathsf{B}(\theta)) or (\mathsf{not}(\mathsf{A}(1))) and \mathsf{A}(\theta) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{Ci}) or (\mathsf{not}(\mathsf{A}(1))) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{B}(\theta) and \mathsf{Ci}) or (\mathsf{not}(\mathsf{A}(1))) and (\mathsf{not}(\mathsf{A}(1))
     (A(1) \text{ and } A(0) \text{ and } B(1) \text{ and } B(0)) or (A(1) \text{ and } A(0) \text{ and } B(1) \text{ and } Ci) or (A(1) \text{ and } B(1) \text{ and } B(0) \text{ and } Ci)
                                                                           -- pragma synthesis_off
                                                                   after 2 ns
                                                                        -- pragma synthesis_on
     S(2) \leftarrow (\text{not}(A(2)) \text{ and } \text{not}(A(1)) \text{ and } B(2) \text{ and } \text{not}(B(1))) \text{ or } (A(2) \text{ and } \text{not}(A(1)) \text{ and } \text{not}(B(2)) \text{ and } \text{not}(B(2)) \text{ and } \text{not}(A(2)) \text{ and } \text{not}(B(2)) \text{ and } \text{not}(A(2)) \text{ and } \text{ not}(A(2)) \text{ and } \text{ not}(A(
(A(2)) and A(1) a
     \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{B}(0))) or (\mathsf{not}(\mathsf{A}(2)) and \mathsf{not}(\mathsf{A}(0)) and \mathsf{B}(2) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{C}(1)) or (\mathsf{A}(2)) and \mathsf{not}(\mathsf{A}(0)) and \mathsf{A}(1) and \mathsf{A}(2) and \mathsf{A}(3) and \mathsf{A}(4) and
     \mathsf{not}(\mathsf{B}(2)) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{C}(1)) or (\mathsf{not}(\mathsf{A}(2))) and \mathsf{B}(2) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{B}(0)) and \mathsf{not}(\mathsf{C}(1)) or (\mathsf{A}(2)) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{C}(1)) or (\mathsf{A}(1)) and \mathsf{not}(\mathsf{C}(1)) or (\mathsf{A}(1)) and \mathsf{C}(1) and \mathsf{C}(1
     \mathsf{not}(\mathsf{B}(2)) and \mathsf{not}(\mathsf{B}(1)) and \mathsf{not}(\mathsf{B}(0)) and \mathsf{not}(\mathsf{C}(1)) or (\mathsf{not}(\mathsf{A}(2))) and \mathsf{A}(1) and \mathsf{A}(0) and \mathsf{not}(\mathsf{B}(2)) and \mathsf{B}(0) or (\mathsf{not}(\mathsf{A}(2))) and \mathsf{A}(1) and
       (not(A(2))) and A(0) and not(B(2)) and B(1) and B(0)) or (not(A(2))) and A(0) and not(B(2)) and B(1) and C(1) or C(1)
     (\text{not}(A(2))) and \text{not}(B(2)) and B(1) and B(0) and C(1) or (A(2)) and A(1) and A(0) and A
     and A(0) and B(2) and Ci) or (A(2) and A(1) and B(2) and B(0) and Ci) or (A(2) and A(0) and B(2) and B(1) and B(0)
     or (A(2) and A(0) and B(2) and B(1) and Ci) or (A(2) and B(2) and B(1) and B(0) and Ci)
                                                                                - pragma synthesis_off
                                                                   after 2 ns
                                                                           -- pragma synthesis_on
S(3) \leftarrow (\text{not}(A(3)) \text{ and } \text{not}(A(2)) \text{ and } B(3) \text{ and } \text{not}(B(2))) \text{ or } (A(3) \text{ and } \text{not}(A(2)) \text{ and } \text{not}(B(3)) \text{ and } \text{not}(B(2))) \text{ or } (\text{not}(A(3)) \text{ and } A(2) \text{ and } \text{not}(B(3)) \text{ and } \text{not}(B(2)) \text{ or } (\text{not}(A(3)) \text{ and } \text{not}(A(2)) \text{ and } \text{not}(A(2)) \text{ and } \text{not}(A(2)) \text{ and } \text{not}(A(2)) \text{ and } \text{not}(B(3)) \text{ and } \text{not}(B(3)) \text{ and } \text{not}(B(3)) \text{ or } (\text{not}(A(3)) \text{ and } \text{not}(B(3))) \text{ or } (\text{not}(A(3)) \text{ and } \text{not}(B(3))) \text{ and } \text{not}(B(3)) \text{ and } \text{not}(B(3)) \text{ and } \text{not}(B(3)) \text{ or } (\text{not}(A(3)) \text{ and } A(2) \text{ and } A(1) \text{ and } \text{not}(B(3)) \text{ and } B(2) \text{ or } (\text{not}(A(3)) \text{ and } A(2) \text{ and } B(3)) \text{ or } (\text{not}(A(3)) \text{ and } A(2) \text{ and } B(3)) \text{ and } B(3) \text{ and } 
     and A(2) and A(1) and B(3) and B(1)) or (A(3) and A(1) and B(3) and B(2) and B(1)) or (not(A(3)) and not(A(2)) and not(A(1)) and not(A(0)) and B(3) and not(B(0))) or (not(A(3)) and not(A(1)) and not(A(0)) and B(3) and not(B(2)) and
     \mathsf{not}(\mathsf{B}(\emptyset))) or (\mathsf{A}(3) and \mathsf{not}(\mathsf{A}(2)) and \mathsf{not}(\mathsf{A}(1)) and \mathsf{not}(\mathsf{A}(\emptyset)) and \mathsf{not}(\mathsf{B}(\emptyset))) or (\mathsf{A}(3) and \mathsf{not}(\mathsf{A}(1)) and \mathsf{A}(\mathsf{A}(1)) and \mathsf{A}(\mathsf{A}(
\operatorname{not}(A(0)) and \operatorname{not}(B(3)) and \operatorname{not}(B(2)) and \operatorname{not}(A(1)) and \operatorname{not}(A(0)) and \operatorname{not}(A(1)) and \operatorname{not}(A(0)) and \operatorname{not}(A(1)) and \operatorname{not}(A(1)
and \operatorname{not}(A(3)) and \operatorname{not}(A(3)) and \operatorname{not}(A(2)) and \operatorname{not}(A(3)) and \operatorname{not}(
```

```
\mathsf{not}(\mathsf{A}(1)) and \mathsf{not}(\mathsf{B}(3)) and \mathsf{not}(\mathsf{B}(2)) and \mathsf{not}(\mathsf{B}(\emptyset)) and \mathsf{not}(\mathsf{Ci}) or (\mathsf{not}(\mathsf{A}(3))) and \mathsf{not}(\mathsf{A}(2)) and \mathsf{B}(3) and \mathsf{not}(\mathsf{B}(1))
  and not(B(0)) and not(Ci) or (A(3)) and not(A(2)) and not(B(3)) and not(B(1)) and not(B(0)) and not(Ci) or
  (not(A(3))) and not(A(0)) and B(3) and not(B(2)) and not(B(1)) and not(B(0)) or (A(3)) and not(A(0)) and not(B(3)) and not(B(3))
(A(3)) and (A(
  and not(B(3)) and B(0) or (not(A(3)) and A(1) and A(0) and not(B(3)) and B(2) and Ci) or (not(A(3)) and A(2) and Ci) or (not(A(3)) and Ci) or (not(A(3))) and (not(A(3)))
  A(1) and A(0) and not(B(3)) and Ci) or (not(A(3))) and A(2) and A(0) and not(B(3)) and B(1) and B(0)) or (not(A(3)))
  and A(2) and A(0) and not(B(3)) and B(1) and Ci) or (not(A(3))) and A(2) and A(1) and not(B(3)) and B(0) and Ci) or (not(A(3))) and A(1) a
  (not(A(3)) \text{ and } A(1) \text{ and } not(B(3)) \text{ and } B(2) \text{ and } B(0) \text{ and } Ci) \text{ or } (not(A(3)) \text{ and } A(2) \text{ and } not(B(3)) \text{ and } B(1) \text{ and } B(0)
  and Ci) or (not(A(3)) and A(0) and not(B(3)) and B(2) and B(1) and B(0) or (not(A(3))) and A(0) and A(0
  B(2) and B(1) and Ci) or (not(A(3)) and not(B(3)) and B(2) and B(1) and B(0) and Ci) or (A(3)) and A(1) and A(0) and A(1) and A(1) and A(2) and A(3) and 
  B(3) and B(2) and B(0)) or (A(3) and A(2) and A(1) and A(0) and B(3) and B(0)) or (A(3) and A(1) and A(0) a
  and B(2) and Ci) or (A(3) and A(2) and A(1) and A(0) and B(3) and Ci) or (A(3) and A(2) and A(0) and B(3) and B(1)
  and B(0)) or (A(3) and A(2) and A(0) and B(3) and B(1) and C(1) or (A(3) and A(2) and A(1) and B(3) and B(0) and C(1)
  or (A(3)) and A(1) and B(3) and B(2) and B(0) and Ci) or (A(3)) and A(2) and B(3) and B(1) and B(0) and Ci) or (A(3))
  and A(\theta) and B(3) and B(2) and B(1) and B(0) or (A(3) and A(\theta) and B(3) and B(2) and B(1) and C(1) or (A(3) and B(3)
  and B(2) and B(1) and B(0) and Ci)
                            -- pragma synthesis_off
                          after 2 ns
                             -- pragma synthesis_on
            ;
  end:
                                         use IEEE.STD_LOGIC_1164.ALL;
                                         use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity RCA is
                                          generic(N:integer:=16);
                                                                                                                                                                                                                                           -- defaults to a 16 bit adder
                                          port( A,B: in std_logic_vector(N-1 downto 0);
                                              Ci: in std_logic;
                                               Co: out std_logic;
                                                                                   S: out std_logic_vector(N-1 downto 0));
  end:
  architecture RCA_STRUCT of RCA is
             -- declarative area
            component ADD4
                     port(A,B:in std logic vector(3 downto 0);Ci:in std logic;Co:out std logic;S:out std logic vector(3 downto 0));
             end component;
            signal C:std_logic_vector(N/4 downto 0);
  begin
             -- it helps to draw this out and label the signal lines
             -- instantiation area
            C(0) <= Ci;
            GI: for I in 0 to N/4-1 generate
                     GI:ADD4
                                port map(
                                A(0) = > A(4*I),
                                A(1) = > A(4*I+1),
                                A(2) = > A(4*I+2)
                                A(3) = > A(4*I+3),
                                B(0)=>B(4*I),
                                B(1) => B(4*I+1),
                                B(2) = > B(4*I+2),
                                B(3) = > B(4*I+3),
                                Ci=>C(I),
                                Co=>C(I+1)
                                S(0) = > S(4*I),
                                S(1)=>S(4*I+1),
                                S(2) => S(4*I+2)
                                S(3)=>S(4*I+3));
             end generate;
            Co <= C(N/4);
  end:
```

```
    -- tb_RCA.vhd
    -- this file can be used to simulate RCA adders.
    -- instead of exhaustively simulating the adders,
    -- this test bench picks random input vectors to test the adders
    -- note limitations on N for the RCA subcomponents ...
```

```
library IEEE, STD, WORK;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_ARITH.ALL;
  --use IEEE.STD LOGIC SIGNED.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL; use IEEE.STD_LOGIC_TEXTIO.ALL;
  use STD.TEXTIO.ALL;
  use IEEE.MATH_REAL.ALL;
entity TB_RCA is
  generic (
    N_ITS:integer:= 4000 ; -- number of random vectors for random TB
    N:integer:= 16;
                               -- number of input bits for multiplier
    WPD:time:= 33 ns
end;
     -- the only change needed for each test bench is the wcpd above to account dor the different delays of the hardware design
architecture TB of TB RCA is
  file OUT_FILE: text
  is out "sim_RCA.txt"; -- simulation output file
  component RCA
    generic(N:integer);
    port(A,B: in std_logic_vector(N-1 downto 0);
           Ci: in std_logic;
           Co: out std_logic;
            S: out std_logic_vector(N-1 downto 0));
  end component;
  signal A,B: std_logic_vector(N-1 downto 0);
  signal S: std_logic_vector(N downto 0);
  signal Ci: std_logic;
begin
  CUT:RCA
                                         -- Circuit Under Test
    generic map(N=>N)
    port map (A=>A,B=>B,Ci=>Ci,Co=>S(N),S=>S(N-1 downto 0));
  test_VECTOR : process
    variable I,Cin : integer;
    variable SEED_1,SEED_2,RN1,RN2 : integer := 0;
    variable R_RAND : real;
    SEED_1 := 18; SEED_2 := 28;
                                          -- seeds for random number generator
    I := N_ITS-1; WH_LOOPI : while I > -1 loop
      Cin := 0; WH_LOOPC : while Cin < 2 loop -- 0 to 1
         UNIFORM(SEED_1,SEED_2,R_RAND);
         RN1 := integer((2.0**31.0)**R RAND);
         RN1 := conv_integer(conv_std_logic_vector(RN1,N));
        UNIFORM(SEED_1,SEED_2,R_RAND);
RN2 := integer((2.0**31.0)**R_RAND);
         RN2 := conv_integer(conv_std_logic_vector(RN2,N));
         A <= conv_std_logic_vector(RN1,N);
         B <= conv_std_logic_vector(RN2,N);</pre>
         if Cin = 1 then Ci \leftarrow= '1'; else Ci \leftarrow= '0'; end if;
         wait for WPD;
         Cin := Cin + 1;
      end loop WH_LOOPC;
      I := I-1;
    end loop WH_LOOPI;
    assert (false) report "sim done :)" severity FAILURE;
  end process;
  test RCA : process
    variable OUTLINE : LINE;
    variable COMMA : string(1 to 3):= "
    variable COMMA : string(1 to 3):= " , ";
variable BLANK3 : string(1 to 3):= " ";
    variable BLANK1 : string(1 to 1):= " ";
    variable I,Cin : integer;
    variable S_INTEGER: integer;
    I := N_{ITS-1}; WH_LOOPI : while I > -1 loop
      Cin := 0; WH_LOOPC : while Cin < 2 loop -- 0 to 1
         S_INTEGER := conv_integer(A) + conv_integer(B) + conv_integer(Ci);
         if conv_integer(S) /= S_INTEGER then
          f conv_integer(3),-
WRITE(OUTLINE, A);
WRITE(OUTLINE, '+');
WRITE(OUTLINE, B);
           WRITE(OUTLINE, b),
WRITE(OUTLINE, '=');
WRITE(OUTLINE, S_INTEGER);
WRITE(OUTLINE, '=');
WRITE(OUTLINE, conv_std_logic_vector(S_INTEGER,N+1));
           WRITE(OUTLINE, BLANK3); WRITE(OUTLINE, '=');
           WRITE(OUTLINE, S);
WRITE(OUTLINE, '=');
```

```
WRITE(OUTLINE, conv_integer(S));
    WRITELINE(OUT_FILE, OUTLINE);
    assert (false) report "error :(" severity FAILURE;
    end if;
    Cin := Cin + 1;
    end loop WH_LOOPC;
    I := I-1;
    end loop WH_LOOPI;
    end process;
end;

configuration CFG_TB of TB_RCA is
for TB
end for;
end;
```