# **RISC-V Instruction Set Summary**




Figure B.1 RISC-V 32-bit instruction formats

• imm: signed immediate in  $imm_{11:0}$ • uimm: 5-bit unsigned immediate in  $imm_{4:0}$ 

upimm: 20 upper bits of a 32-bit immediate, in imm<sub>31:12</sub>
 Address: memory address: rs1 + SignExt(imm<sub>11:0</sub>)
 [Address]: data at memory location Address

• BTA: branch target address: PC + SignExt( $\{imm_{12:1}, 1'b0\}$ )

 $\label{eq:continuous} \begin{array}{ll} \bullet \mbox{ JTA:} & \mbox{ jump target address: PC + SignExt}(\{\mbox{imm}_{20:1}, 1'b0\}) \\ \bullet \mbox{ label:} & \mbox{ text indicating instruction address} \\ \bullet \mbox{ SignExt:} & \mbox{ value sign-extended to 32 bits} \end{array}$ 

ZeroExt: value zero-extended to 32 bits csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruc	tion		Description	Operation
0000011 (3)	000	-	I	1 b	rd,	imm(rs1)	load byte	rd = SignExt([Address] <sub>7:0</sub> )
0000011 (3)	001	_	I	1 h	rd,	imm(rs1)	load half	rd = SignExt([Address] <sub>15:0</sub> )
0000011 (3)	010	_	I	1 w	rd,	imm(rs1)	load word	rd = [Address] <sub>31:0</sub>
0000011 (3)	100	_	I	1 bu	rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] <sub>7:0</sub> )
0000011 (3)	101	_	I	1 hu	rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] <sub>15:0</sub> )
0010011 (19)	000	_	I	addi	rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli	rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti	rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu	rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	_	I	xori	rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli	rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai	rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	_	I	ori	rd,	rs1, imm	or immediate	rd = rs1   SignExt(imm)
0010011 (19)	111	_	I	andi	rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	_	_	U	auipc	rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	-	S	sb	rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S	sh	rs2,	imm(rs1)	store half	[Address] <sub>15:0</sub> = rs2 <sub>15:0</sub>
0100011 (35)	010	_	S	SW	rs2,	imm(rs1)	store word	[Address] <sub>31:0</sub> = rs2
0110011 (51)	000	0000000	R	add	rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub	rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	s11	rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 <sub>4:0</sub>
0110011 (51)	010	0000000	R	slt	rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu	rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor	rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl	rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R	sra	rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 <sub>4:0</sub>
0110011 (51)	110	0000000	R	or	rd,	rs1, rs2	or	rd = rs1   rs2
0110011 (51)	111	0000000	R	and	rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	_	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В	beq	rs1,	rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	-	В			rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	_	В			rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	_	В	bge	rs1,	rs2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	_	В	bltu	rs1,	rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В	bgeu	rs1,	rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	-	I	jalr	rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	-	_	J	jal	rd,	label	jump and link	PC = JTA, $rd = PC + 4$

 $^{\ast}\text{Encoded}$  in  $\text{instr}_{31:25}$  , the upper seven bits of the immediate field

Table B.2 RV64I: Extra integer instructions

op	funct3	funct7	Type	Instruction	Description	Operation
0000011 (3)	011	_	I	ld rd, imm(rs1)	load double word	rd=[Address] <sub>63:0</sub>
0000011 (3)	110	_	I	lwu rd,imm(rs1)	load word unsigned	rd=ZeroExt([Address] <sub>31:0</sub> )
0011011 (27)	000	_	I	addiw rd, rs1, imm	add immediate word	rd=SignExt((rs1+SignExt(imm)) <sub>31:0</sub> )
0011011 (27)	001	0000000	I	slliw rd, rs1, uimm	shift left logical immediate word	$rd = SignExt((rs1_{31:0} << uimm)_{31:0})$
0011011 (27)	101	0000000	I	srliw rd, rs1, uimm	shift right logical immediate word	$rd = SignExt((rs1_{31:0} >> uimm)_{31:0})$
0011011 (27)	101	0100000	I	sraiw rd, rs1, uimm	shift right arith. immediate word	rd=SignExt((rs1 <sub>31:0</sub> >>> uimm) <sub>31:0</sub> )
0100011 (35)	011	_	S	sd rs2, imm(rs1)	store double word	[Address] <sub>63:0</sub> =rs2
0111011 (59)	000	0000000	R	addw rd, rs1, rs2	add word	$rd = SignExt((rs1+rs2)_{31:0})$
0111011 (59)	000	0100000	R	subw rd, rs1, rs2	subtract word	$rd = SignExt((rs1-rs2)_{31:0})$
0111011 (59)	001	0000000	R	sllw rd, rs1, rs2	shift left logical word	$rd = SignExt((rs1_{31:0} << rs2_{4:0})_{31:0})$
0111011 (59)	101	0000000	R	srlw rd, rs1, rs2	shift right logical word	$rd = SignExt((rs1_{31:0} >> rs2_{4:0})_{31:0})$
0111011 (59)	101	0100000	R	sraw rd, rs1, rs2	shift right arithmetic word	rd=SignExt((rs1 <sub>31:0</sub> >>>rs2 <sub>4:0</sub> ) <sub>31:0</sub> )

In RV64I, registers are 64 bits, but instructions are still 32 bits. The term "word" generally refers to a 32-bit value. In RV64I, immediate shift instructions use 6-bit immediates: uimm<sub>5:0</sub>; but for word shifts, the most significant bit of the shift amount (uimm<sub>5</sub>) must be 0. Instructions ending in "w" (for "word") operate on the lower half of the 64-bit registers. Sign- or zero-extension produces a 64-bit result.

Table B.3 RVF/D: RISC-V single- and double-precision floating-point instructions

	1.					ision noating-point mstruction	
op	funct3	funct7	rs2	Type	Instruction	Description	Operation
1000011 (67)	rm	fs3, fmt	_	R4	fmadd fd,fs1,fs2,fs3	multiply-add	fd = fs1 * fs2 + fs3
1000111 (71)	rm	fs3, fmt	_	R4	fmsub fd,fs1,fs2,fs3	multiply-subtract	fd = fs1 * fs2 - fs3
1001011 (75)	rm	fs3, fmt	_	R4	fnmsub fd,fs1,fs2,fs3	negate multiply-add	fd = -(fs1 * fs2 + fs3)
1001111 (79)	rm	fs3, fmt	_	R4	fnmadd fd,fs1,fs2,fs3	negate multiply-subtract	fd = -(fs1 * fs2 - fs3)
1010011 (83)	rm	00000, fmt	_	R	fadd fd,fs1,fs2	add	fd = fs1 + fs2
1010011 (83)	rm	00001, fmt	_	R	fsub fd,fs1,fs2	subtract	fd = fs1 - fs2
1010011 (83)	rm	00010, fmt	_	R	fmul fd,fs1,fs2	multiply	fd = fs1 * fs2
1010011 (83)	rm	00011, fmt		R	fdiv fd,fs1,fs2	divide	fd = fs1 / fs2
1010011 (83)	rm	01011, fmt	00000	R	fsqrt fd,fs1	square root	fd = sqrt(fs1)
1010011 (83)	000	00100, fmt		R	fsgnj fd,fs1,fs2	sign injection	fd = fs1, sign = sign(fs2)
1010011 (83)	001	00100, fmt	_	R	fsgnjn fd,fs1,fs2	negate sign injection	fd = fs1, $sign = -sign(fs2)$
1010011 (83)	010	00100, fmt	_	R	fsgnjx fd,fs1,fs2	xor sign injection	fd = fs1,
1010011 (02)	000	00404 6		D	C		$sign = sign(fs2) \wedge sign(fs1)$
1010011 (83)	000	00101, fmt	_	R	fmin fd,fs1,fs2	min	fd = min(fs1, fs2)
1010011 (83)	001	00101, fmt		R	fmax fd,fs1,fs2	max	fd = max(fs1, fs2)
1010011 (83)	010	10100, fmt		R	feq rd,fs1,fs2	compare =	rd = (fs1 == fs2)
1010011 (83)	001	10100, fmt	_	R	flt rd,fs1,fs2	compare <	rd = (fs1 < fs2)
1010011 (83)	000	10100, fmt	-	R	fle rd,fs1,fs2	compare ≤	$rd = (fs1 \le fs2)$
1010011 (83)	001	11100, fmt	00000	K	fclass rd,fs1	classify	rd = classification of fs1
				<u> </u>	RVF only		
0000111 (7)	010	_	_	I		load float	$fd = [Address]_{31:0}$
0100111 (39)	010	_	_	S		store float	$[Address]_{31:0} = fd$
1010011 (83)	rm	1100000		R	fcvt.w.s rd, fs1	convert to integer	rd = integer(fs1)
1010011 (83)	rm	1100000		R	fcvt.wu.s rd, fs1	convert to unsigned integer	rd = unsigned(fs1)
1010011 (83)	rm	1101000		R	fcvt.s.w fd, rs1	convert int to float	fd = float(rs1)
1010011 (83)	rm	1101000		R	fcvt.s.wu fd, rs1	convert unsigned to float	fd = float(rs1)
1010011 (83)	000	1110000	00000		fmv.x.w rd, fs1	move to integer register	rd = fs1
1010011 (83)	000	1111000	00000	R	fmv.w.x fd, rs1	move to f.p. register	fd = rs1
					RVD only		
0000111 (7)	011	-	_	I	fld fd, imm(rs1)	load double	$fd = [Address]_{63:0}$
0100111 (39)	011	_	_	S	fsd fs2,imm(rs1)	store double	$[Address]_{63:0} = fd$
1010011 (83)	rm	1100001	00000	R	fcvt.w.d rd, fs1	convert to integer	rd = integer(fs1)
1010011 (83)	rm	1100001	00001	R	fcvt.wu.d rd, fs1	convert to unsigned integer	rd = unsigned(fs1)
1010011 (83)	rm	1101001	00000	R	fcvt.d.w fd, rs1	convert int to double	fd = double(rs1)
1010011 (83)	rm	1101001	00001	R	fcvt.d.wu fd, rs1	convert unsigned to double	
1010011 (83)	rm	0100000	00001	R	fcvt.s.d fd, fs1	convert double to float	fd = float(fs1)
1010011 (83)	rm	0100001	00000	R	fcvt.d.s fd, fs1	convert float to double	fd = double(fs1)

fs1, fs2, fs3, fd: floating-point registers. fs1, fs2, and fd are encoded in fields rs1, rs2, and rd; only R4-type also encodes fs3. fmt: precision of computational instruction (single=002, double=012, quad=112). rm: rounding mode (0=to nearest, 1=toward zero, 2=down, 3=up, 4=to nearest (max magnitude), 7=dynamic). sign(fs1): the sign of fs1.

## **Table B.4** Register names and numbers

Name	Register Number	Use
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	x3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporary registers
s0/fp	x8	Saved register / Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arguments / Return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporary registers

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
funct4	funct4 rd/			/rs1			rs2					(	р	CR-Type
funct3	imm		rd	/rs1			imr	n				(	р	CI-Type
funct3	imm				rs1'		imr	n		rsź	2'	(	р	CS-Type
funct6				rd	'/rs	1'	fun	ct2		rsź	2'	(	р	CS'-Type
funct3	imm			ı	rs1'		imr	n				(	р	CB-Type
funct3	imm	fur	nct	rd	'/rs	1'	imr	n				(	р	CB'-Type
funct3	imm											(	р	CJ-Type
funct3	imm						rs2					(	р	CSS-Type
funct3	imm									rd'		(	р	CIW-Type
funct3	imm				rs1'		imr	n		rd'		(	р	CL-Type
3 bits	3 bits			- 3	B bits		2 bit	s		3 bit	S	2	bits	•

Figure B.2 RISC-V compressed (16-bit) instruction formats

# Table B.5 RVM: RISC-V multiply and divide instructions

op	funct3	funct7	Type	Instruction	Description	Operation
0110011 (51)	000	0000001	R	mul rd, rs1, rs2	multiply	$rd = (rs1 * rs2)_{31:0}$
0110011 (51)	001	0000001	R	mulh rd, rs1, rs2	multiply high signed signed	$rd = (rs1 * rs2)_{63:32}$
0110011 (51)	010	0000001	R	mulhsu rd, rs1, rs2	multiply high signed unsigned	$rd = (rs1 * rs2)_{63:32}$
0110011 (51)	011	0000001	R	mulhu rd, rs1, rs2	multiply high unsigned unsigned	$rd = (rs1 * rs2)_{63:32}$
0110011 (51)	100	0000001	R	div rd, rs1, rs2	divide (signed)	rd = rs1 / rs2
0110011 (51)	101	0000001	R	divu rd, rs1, rs2	divide unsigned	rd = rs1 / rs2
0110011 (51)	110	0000001	R	rem rd, rs1, rs2	remainder (signed)	rd = rs1 % rs2
0110011 (51)	111	0000001	R	remu rd, rs1, rs2	remainder unsigned	rd = rs1 % rs2

## Table B.6 RVC: RISC-V compressed (16-bit) instructions

ор	instr <sub>15:10</sub>	funct2	Type	RVC Instruction	32-Bit Equivalent
00 (0)	000	_	CIW	c.addi4spn rd', sp, imm	addi rd', sp, ZeroExt(imm)*4
00 (0)	001	1_	CL	c.fld fd', imm(rs1')	fld fd', (ZeroExt(imm)*8)(rs1')
00 (0)	010	-	CL	c.lw rd', imm(rs1')	<pre>lw rd', (ZeroExt(imm)*4)(rs1')</pre>
00 (0)	011	_	CL	c.flw fd', imm(rs1')	flw fd', (ZeroExt(imm)*4)(rs1')
00 (0)	101	_	CS	c.fsd fs2', imm(rs1')	fsd fs2', (ZeroExt(imm)*8)(rs1')
00 (0)	110	1_	CS	c.sw rs2', imm(rs1')	sw rs2', (ZeroExt(imm)*4)(rs1')
00 (0)	111	1_	CS	c.fsw fs2', imm(rs1')	fsw fs2', (ZeroExt(imm)*4)(rs1')
01 (1)	000000	1_	CI	c.nop (rs1=0,imm=0)	nop
01 (1)	000	_	CI	c.addi rd, imm	addi rd, rd, SignExt(imm)
01 (1)	001	_	CJ	c.jal label	jal ra, label
01 (1)	010	-	CI	c.li rd, imm	addi rd, x0, SignExt(imm)
01 (1)	011	-	CI	c.lui rd, imm	lui rd, {14{imm <sub>5</sub> }, imm}
01 (1)	011	_	CI	c.addi16sp sp, imm	addi sp, sp, SignExt(imm)*16
01 (1)	100-00	1-	CB'	c.srli rd', imm	srli rd', rd', imm
01 (1)	100-01	_	CB'	c.srai rd', imm	srai rd', rd', imm
01 (1)	100-10	_	CB'	c.andi rd', imm	andi rd', rd', SignExt(imm)
01 (1)	100011	00	CS'	c.sub rd', rs2'	sub rd', rd', rs2'
01 (1)	100011	01	CS'	c.xor rd', rs2'	xor rd', rd', rs2'
01 (1)	100011	10	CS'	c.or rd', rs2'	or rd', rd', rs2'
01 (1)	100011	11	CS'	c.and rd', rs2'	and rd', rd', rs2'
01 (1)	101	-	CJ	c.j label	jal xO, label
01 (1)	110	-	CB	c.beqz rs1', label	beq rs1', x0, label
01(1)	111	1-	CB	c.bnez rs1', label	bne rs1', x0, label
10 (2)	000	-	CI	c.slli rd, imm	slli rd, rd, imm
10 (2)	001	-	CI	c.fldsp fd, imm	fld fd, (ZeroExt(imm)*8)(sp)
10(2)	010	_	CI	c.lwsp rd, imm	lw rd, (ZeroExt(imm)*4)(sp)
10(2)	011	_	CI	c.flwsp fd, imm	flw fd, (ZeroExt(imm)*4)(sp)
10(2)	1000	_	CR	c.jr rs1 (rs1≠0,rs2=0)	jalr x0, rs1, 0
10(2)	1000	_	CR	c.mv rd, rs2 $(rd \neq 0, rs2 \neq 0)$	add rd, x0, rs2
10(2)	1001	_	CR	c.ebreak (rs1=0,rs2=0)	ebreak
10 (2)	1001	_	CR	c.jalr rs1 (rs1≠0,rs2=0)	jalr ra, rs1, 0
10(2)	1001	_	CR	c.add rd, rs2 (rs1≠0,rs2≠0)	add rd, rd, rs2
10(2)	101	-	CSS	c.fsdsp fs2, imm	fsd fs2, (ZeroExt(imm)*8)(sp)
10(2)	110	_	CSS	c.swsp rs2, imm	sw rs2, (ZeroExt(imm)*4)(sp)
10(2)	111	-	CSS	c.fswsp fs2, imm	fsw fs2, (ZeroExt(imm)*4)(sp)

**Table B.7 RISC-V** pseudoinstructions

1	Pseudoinstruction	RISC-V Instructions	Description	Operation
	nop	addi x0, x0, 0	no operation	
addi	li rd, imm <sub>11:0</sub>	addi rd, x0, imm <sub>11:0</sub>	load 12-bit immediate	rd = SignExtend(imm <sub>11:0</sub> )
not rd, rs1	li rd, imm <sub>31:0</sub>	lui rd, $\operatorname{imm}_{31:12}^*$ addi rd, rd, $\operatorname{imm}_{11:0}$	load 32-bit immediate	$rd = imm_{31:0}$
Sub	mv rd, rs1	addi rd, rs1, 0	move (also called "register copy")	rd = rs1
segz rd, rs1	not rd, rs1	xori rd, rs1, −1	one's complement	rd = ~rs1
Sitz rd, rs1   Sitz rd, rs1, x0, rs1   Setif ≠ 0   rd = (rs1 ≠ 0)	neg rd, rs1	sub rd, x0, rs1	two's complement	rd = -rs1
sitz rd, rs1	seqz rd, rs1	sltiu rd, rs1, 1	set if = 0	rd = (rs1 == 0)
sgtz rd, rs1         slt rd, x0, rs1         setifs 0         rd = (rs1 > 0)           begz rs1, label         beg rs1, x0, label         branch if = 0         if (rs1 == 0)         PC = label           bnez rs1, label         bne rs1, x0, label         branch if ≠ 0         if (rs1 ≠= 0)         PC = label           blez rs1, label         bge x0, rs1, label         branch if ≤ 0         lf (rs1 ≥ 0)         PC = label           bbez rs1, label         bge rs1, x0, label         branch if ≥ 0         lf (rs1 ≥ 0)         PC = label           bltz rs1, label         blt rs1, x0, label         branch if ≥ 0         lf (rs1 > 0)         PC = label           btz rs1, label         blt rs1, x0, label         branch if ≥ 0         lf (rs1 > 0)         PC = label           btz rs1, label         blt rs2, xs1, label         branch if > 0         lf (rs1 > 0)         PC = label           btz rs2, label         bge rs2, rs1, label         branch if > 0         lf (rs1 > rs2) PC = label           btz rs1, rs2, label         bge rs2, rs1, label         branch if > 0         lf (rs1 > rs2) PC = label           btz rs1, rs2, label         bge rs2, rs1, label         branch if > (unsigned)         lf (rs1 > rs2) PC = label           bgtz rs1, label         bgtz rs2, rs1, label         branch if > (unsigned)         lf (rs1 > rs2) PC = label<	snez rd, rs1	sltu rd, x0, rs1	set if ≠ 0	$rd = (rs1 \neq 0)$
beg rs1, label beq rs1, x0, label branch if = 0 if (rs1 == 0) PC = label brack if = 0 if (rs1 == 0) PC = label brack if ≠ 0 if (rs1 ≠ 0) PC = label brack if ≠ 0 if (rs1 ≠ 0) PC = label brack if ≠ 0 if (rs1 ≠ 0) PC = label brack if ≠ 0 if (rs1 ≤ 0) PC = label brack if ≥ 0 if (rs1 ≤ 0) PC = label brack if ≥ 0 if (rs1 ≤ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ 0) PC = label brack if ≥ 0 if (rs1 ≥ rs2) PC = label brack if ≥ 0 i	sltz rd, rs1	slt rd, rs1, x0	set if < 0	rd = (rs1 < 0)
bnez rs1, label bne rs1, x0, label branch if ≠0 if (rs1 ≠ 0) PC = label blez rs1, label bge x0, rs1, label branch if ≤0 if (rs1 ≤ 0) PC = label bgez rs1, label bge rs1, x0, label branch if ≤0 if (rs1 ≤ 0) PC = label bltz rs1, label blt rs1, x0, label branch if ≤0 if (rs1 ≤ 0) PC = label bltz rs1, label blt rs1, x0, label branch if <0 if (rs1 < 0) PC = label bltz rs1, label blt x0, rs1, label branch if <0 if (rs1 < 0) PC = label bltz rs1, rs2, label blt x0, rs1, label branch if <0 if (rs1 < 0) PC = label bltz rs1, rs2, label blt rs2, rs1, label branch if ≤0 if (rs1 < rs2) PC = label bltz rs1, rs2, label blt rs2, rs1, label branch if ≤0 if (rs1 < rs2) PC = label bltz rs1, rs2, label blt rs2, rs1, label branch if ≤0 if (rs1 < rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≤ (unsigned) if (rs1 < rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≤ (unsigned) if (rs1 < rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, offset branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bltz rs1, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label lupt rs1, rs2, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label lupt rs1, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label lupt rs1, rs1, label lupt rs2, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label lupt rs1, rs2, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label lupt rs1, rs2, label lupt rs1, rs2, label lupt rs	sgtz rd, rs1	slt rd, x0, rs1	set if > 0	rd = (rs1 > 0)
blez rs1, label   bge x0. rs1, label   branch if ≤ 0   if (rs1 ≤ 0) PC = label   bgz rs1, label   bge rs1, x0, label   branch if ≥ 0   if (rs1 ≥ 0) PC = label   bltz rs1, label   blt rs1, x0, label   branch if < 0   if (rs1 ≥ 0) PC = label   bltz rs1, label   blt x0. rs1, label   branch if < 0   if (rs1 < 0) PC = label   bgz rs2, label   blt x0. rs1, label   branch if > 0   if (rs1 > 0) PC = label   bgz rs2, rs2, label   bge rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs2, rs2, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs2, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs1, rs2, label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 > 0) PC = label   bgz rs2, rs2, label   branch if ≤ 0   if (rs1 ≤ 0) PC = label   bgz rs2, rs2, label   branch if ≤ 0   if (rs1 ≤ 0) PC = label   bgz rs2, rs2, label   branch if ≤ 0   if (rs1 ≤ 0) PC = label   bgz rs2, rs2, label   branch if ≤ 0   if (rs1 ≤ 0) PC = label   bgz rs2, rs2, label   branch if ≤ 0   if (rs1 ≤ 0) PC = label   bgz rs2, rs1, label   branch if ≤ 0   if (rs1 ≤ 0) PC	beqz rs1, label	beq rs1, x0, label	branch if = 0	if (rs1 == 0) PC = label
bgz rs1, label bg rs1, x0, label branch if ≥ 0 if (rs1 ≥ 0) PC = label bltz rs1, label bltz rs1, label bltz rs1, x0, label branch if ≥ 0 if (rs1 < 0) PC = label bltz rs1, label bltz rs1, x0, label branch if > 0 if (rs1 < 0) PC = label bltz rs1, rs2, label bltz x0, rs1, label branch if ≥ 0 if (rs1 > 0) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs1, rs2, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label bltz rs2, rs1, label branch if ≥ 0 if (rs1 > rs2) PC = label label branch if ≥ 0 if (rs1 > rs2) PC = label lab	bnez rs1, label	bne rs1, x0, label	branch if ≠ 0	if (rs1 ≠ 0) PC = label
bitz rs1, label bit rs1, x0, label branch if < 0 if (rs1 < 0) PC = label bgz rs1, label bit x0, rs1, label branch if > 0 if (rs1 > 0) PC = label ble rs1, rs2, label bge rs2, rs1, label branch if ≤ if (rs1 ≤ rs2) PC = label bgt rs1, rs2, label bit rs2, rs1, label branch if ≥ if (rs1 ≥ rs2) PC = label bgt rs1, rs2, label bge rs2, rs1, label branch if ≥ (unsigned) if (rs1 ≥ rs2) PC = label bleu rs1, rs2, label bgeu rs2, rs1, label branch if ≥ (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if ≥ (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs1, rs2, label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs1, rs2, label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, rs1, offset branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, rs1, offset branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label branch if > (unsigned) if (rs1 ≥ rs2) PC = label bgtu rs2, pr2 PC = label bgtu rs2, pr2 PC = label bgtu rs2, pr2 PC = label lgump rs2, pr2 PC = label lgump rs2, pr2 PC = labe	blez rs1, label	bge x0, rs1, label	branch if $\leq 0$	if (rs1 ≤ 0) PC = label
bgtz rsl, label blt x0, rsl, label branch if > 0 if (rsl > 0) PC = label ble rsl, rs2, label bge rs2, rsl, label branch if ≤ if (rsl ≤ rs2) PC = label bgt rsl, rs2, label blt rs2, rsl, label branch if ≤ if (rsl ≤ rs2) PC = label branch if > 0 if (rsl > rs2) PC = label branch if > 0 if	bgez rs1, label	bge rs1, x0, label	branch if $\geq 0$	if (rs1 ≥ 0) PC = label
ble rs1, rs2, label bge rs2, rs1, label branch if ≤ if (rs1 ≤ rs2) PC = label bgt rs1, rs2, label blt rs2, rs1, label branch if > if (rs1 > rs2) PC = label bleu rs1, rs2, label bgeu rs2, rs1, label branch if ≤ (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bgtu rs1, rs2, label bgtu rs1, rs2, label bgtu rs1, rs2, label bgtu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label bgtu rs1, rs2, label bgtu rs2, rs1, offset limp and link register pC = label lgtu rs1, rs2, label lgtu rs1, rs2, label lgtu rs2, rs2, PC = label lgtu rs2, rs2, pC = label lgtu	bltz rs1, label	blt rs1, x0, label	branch if < 0	if (rs1 < 0) PC = label
bgt rs1, rs2, label blt rs2, rs1, label branch if > if (rs1 > rs2) PC = label bleu rs1, rs2, label bgeu rs2, rs1, label branch if ≤ (unsigned) if (rs1 ≤ rs2) PC = label branch if ≤ (unsigned) if (rs1 ≤ rs2) PC = label branch if ≤ (unsigned) if (rs1 > rs2) PC = label branch if > (unsigned) if (rs1 > (unsigned) if (rs1 > (unsigned) if (unsigned) if (rs1 > (unsigned) if (unsigned)	bgtz rs1, label	blt x0, rs1, label	branch if > 0	if (rs1 > 0) PC = label
bleu rs1, rs2, label bgeu rs2, rs1, label branch if ≤ (unsigned) if (rs1 ≤ rs2) PC = label bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) if (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) is (unsigned) if (rs1 > rs2) PC = label pranch if > (unsigned) is (unsigned) in pranch if > (unsigned) is (unsigned) in pranch if > (unsigned) is (unsig	ble rs1, rs2, label	bge rs2, rs1, label	branch if ≤	if (rs1 ≤ rs2) PC = label
bgtu rs1, rs2, label bltu rs2, rs1, offset branch if > (unsigned) if (rs1 > rs2) PC = label jump PC = label practice processes proce	bgt rs1, rs2, label	blt rs2, rs1, label	branch if >	if (rs1 > rs2) PC = label
Jabel   Jal x0, label   Jump   PC = label     Jal label   Jal ra, label   Jump and link   PC = label, ra = PC + 4     Jal rs1   Jal ra, rs1, 0   Jump register   PC = rs1     Jal rs2, rs3, 0   Jump and link register   PC = rs1     Jal rs3, ra, rs1, 0   Jump and link register   PC = rs1, ra = PC + 4     Ret	bleu rs1, rs2, label	bgeu rs2, rs1, label	branch if ≤ (unsigned)	
	bgtu rs1, rs2, label	bltu rs2, rs1, offset	branch if > (unsigned)	if (rs1 > rs2) PC = label
jalr x0, rs1, 0   jump register   pC = rs1   jalr x0, rs1, 0   jump register   pC = rs1, ra = pC + 4   jalr x0, ra, 0   return from function   pC = ra   call label   jalr ra, label   call nearby function   pC = label, ra = pC + 4   call label   auipc ra, offset <sub>31:12</sub> *   call far away function   pC = pC + offset, ra = pC + 4   call label   auipc rd, symbol <sub>31:12</sub> *   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + symbol factor   call far away function   pC = pC + symbol factor   call far away function   pC = pC + symbol factor   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + symbol factor   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + symbol factor   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + symbol factor   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + symbol factor   call far away function   pC = pC + symbol factor   call far away function   pC = pC + symbol factor   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + symbol factor   call far away function   pC = pC + symbol factor   call far away function   pC = pC + symbol factor   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + 4   call far away function   pC = pC + offset, ra = pC + offset,	j label	jal xO, label	jump	PC = label
jalr ra, rs1, 0 jump and link register PC = rs1, ra = PC + 4 ret jalr x0, ra, 0 return from function PC = ra call label jal ra, label call nearby function PC = label, ra = PC + 4 call label auipc ra, offset <sub>31:12</sub> * call far away function PC = PC + offset, ra = PC + 4 jalr ra, ra, offset <sub>11:0</sub> la rd, symbol auipc rd, symbol $_{31:12}$ * load address of global variable rd = PC + symbol addi rd, rd, symbol $_{31:12}$ * load global variable rd = [PC + symbol]  s{b h w} rd, symbol, rs1 auipc rs1, symbol $_{31:12}$ * store global variable [PC + symbol] = rs2  csrr rd, csr csrrs rd, csr, x0 read CSR rd = csr	jal label	jal ra, label	jump and link	PC = label,   ra = PC + 4
ret jalr x0, ra, 0 return from function PC = ra  call label jal ra, label call nearby function PC = label, ra = PC + 4  call label auipc ra, offset $_{31:12}^*$ call far away function PC = PC + offset, ra = PC + 4  la rd, symbol auipc rd, symbol $_{31:12}^*$ load address of global variable rd = PC + symbol  addi rd, rd, symbol $_{31:12}^*$ load global variable rd = PC + symbol $\{b h w\}$ rd, symbol auipc rd, symbol $_{31:12}^*$ load global variable rd = [PC + symbol]  s $\{b h w\}$ rs2, symbol, rs1 auipc rs1, symbol $_{31:12}^*$ store global variable  csrr rd, csr csrrs rd, csr, x0 read CSR rd = csr	jr rs1	jalr x0, rs1, 0	jump register	
call label jal ra, label call nearby function PC = label, ra = PC + 4 call label auipc ra, offset <sub>31:12</sub> * call far away function PC = PC + offset, ra = PC + 4 call far away function PC = Call far away	jalr rs1	jalr ra, rs1,0	jump and link register	PC = rs1, $ra = PC + 4$
call label $\begin{array}{lllllllllllllllllllllllllllllllllll$	ret	jalr x0, ra, 0	return from function	PC = ra
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	call label	jal ra, label	call nearby function	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	call label		call far away function	PC = PC + offset, ra = PC + 4
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
	la rd, symbol		load address of global variable	rd = PC + symbol
$s\{b h w\}$ rs2, symbol, rs1 $auipc$ rs1, symbol $_{31:12}^*$ store global variable $s\{b h w\}$ rs2, symbol $_{11:0}$ (rs1)	l{b h w} rd, symbol		load global variable	rd = [PC + symbol]
csrr rd, csr csrrs rd, csr, x0 read CSR rd = csr	s{b h w} rs2, symbol, rs1	auipc rsl, symbol <sub>31:12</sub> *	store global variable	[PC + symbol] = rs2
csrw csr. rs1	csrr rd, csr		read CSR	rd = csr
ville Colt	csrw csr, rs1	csrrw x0, csr, rs1	write CSR	csr = rs1

<sup>\*</sup> If bit 11 of the immediate / offset / symbol is 1, the upper immediate is incremented by 1. Symbol and offset are the 32-bit PC-relative addresses of a label and a global variable, respectively.

#### **Table B.8 Privileged / CSR instructions**

Table b.o Fitvileged / Con illustractions											
op	funct3	Type	Instruction	Description		Operation					
1110011 (115)	000	I	ecall	transfer control to OS	(imm=0)						
1110011 (115)	000	I	ebreak	transfer control to debugger	(imm=1)						
1110011 (115)	000	I	uret	return from user exception	(rs1=0,rd=0,imm=2)	PC = uepc					
1110011 (115)	000	I	sret	return from supervisor exception	(rs1=0,rd=0,imm=258)	PC = sepc					
1110011 (115)	000	I	mret	return from machine exception	(rs1=0,rd=0,imm=770)	PC = mepc					
1110011 (115)	001	I	csrrw rd,csr,rs1	CSR read/write	(imm=CSR number)	rd = csr,csr = rs1					
1110011 (115)	010	I	csrrs rd,csr,rs1	CSR read/set	(imm=CSR number)	rd=csr,csr=csr   rs1					
1110011 (115)	011	I	csrrc rd,csr,rs1	CSR read/clear	(imm=CSR number)	rd = csr,csr = csr & ~rs1					
1110011 (115)	101	I	csrrwi rd,csr,uimm	CSR read/write immediate	(imm=CSR number)	rd = csr,csr = ZeroExt(uimm)					
1110011 (115)	110	I	csrrsi rd,csr,uimm	CSR read/set immediate	(imm=CSR number)	rd = csr,					
						csr=csr   ZeroExt(uimm)					
1110011 (115)	111	I	csrrci rd,csr,uimm	CSR read/clear immediate	(imm=CSR number)	rd = csr, csr = csr & ~ZeroExt(uimm)					

For privileged / CSR instructions, the 5-bit unsigned immediate, uimm, is encoded in the rs1 field.