Calvin Deutschbein (they/them)

CONTACT Assistant Professor of Computer Science

INFORMATION Willamette University Work: +1-503-370-6486

Computing & Data Science *E-mail*: ckdeutschbein@willamette.edu

Ford Hall 206 *E-mail:* calvindeu@gmail.com 900 State Street *Website:* cd-public.github.io/

Salem, OR 97301

RESEARCH INTERESTS

ACADEMIC

Mining Secure Behavior of Hardware Designs: specification mining, data mining, machine learning, computer security, cybersecurity, hardware security, secure design, security validation, computer architecture hardware design languages (HDL), information flow tracking (IFT), logics of specification, register transfer level (RTL), instruction set architecture (ISA), hyperproperties, reduced instruction set computers (RISC), complex instruction set computers (CISC),

August 2021 to present

Spring 2020

Summer 2018

October 2018 to August 2021

x86, temporal logics, linear temporal logic (LTL)

CURRENT Assistant Professor, Willamette University

Computer Science

APPOINTMENTS Computing & Data Science Programs

PREVIOUS
ACADEMIC
APPOINTMENTS

Adjunct Professor, Elon University Department of Computer Science

• Instructor of Record: CSC 130 Computer Science I

Instructor, The University of North Carolina at Chapel Hill

Research Scholar, Semiconductor Research Corporation

Department of Computer Science

• Instructor of Record: COMP 116 Introduction to Scientific Programming

SRC Research Scholars Program

• Tasks:

• Tackling the Corner Cases: Finding Security Vulnerabilities in CPU Designs

• Automatically Generating Information Flow Properties

EDUCATION

The University of North Carolina at Chapel Hill, Chapel Hill, NC

Ph.D., Computer Science, August 2021

• Thesis: Mining Secure Behavior of Hardware Designs

Advisor: Cynthia SturtonArea: Hardware Security

M.S., Computer Science, August 2017

• Thesis: Multi-core Cyclic Executives for Safety-Critical Systems

Advisor: Sanjoy BaruahArea: Real-Time Systems

The University of Chicago, Chicago, IL

B.S., Computer Science, March 2015

• Thesis: Performance and Energy Limits of a Processor-integrated FFT Accelerator

Advisor: Andrew A. ChienArea: Computer Architecture

B.A., Mathematics, March 2015

REFEREED JOURNAL PUBLICATIONS

[1] R. Zhang, C. Deutschbein, P. Huang, C. Sturton. End-to-End Automated Exploit Generation for Processor Security Validation. *IEEE Design & Test Special Issue: Hardware Security Top Picks*. 2021. doi:10.1109/MDAT.2021.3063314

[2] C. Deutschbein, T. Fleming, A. Burns, S. Baruah. Multi-core Cyclic Executives for Safety-Critical Systems. *Science of Computer Programming*, March 2019. doi:10.1016/j.scico.2018.11.004

REFEREED CONFERENCE PUBLICATIONS

- [3] C. Deutschbein, A. Meza, F. Restuccia, R. Kastner, C. Sturton. Isadora: Automated Information Flow Property Generation for Hardware Designs. In: *Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security (ASHES)*, November 2021. doi:10.1145/3474376.3487286
- [4] C. Deutschbein, C. Sturton. Evaluating Security Specification Mining for a CISC Architecture. In: *Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, December 2020. doi:10.1109/HOST45689.2020.9300291
- [5] R. Zhang, C. Deutschbein, P. Huang, C. Sturton. End-to-End Automated Exploit Generation for Processor Security Validation. In: MICRO-51: Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, October 2018. doi:10.1109/MICRO.2018.00071
- [6] C. Deutschbein, T. Fleming, A. Burns, S. Baruah. Multi-core Cyclic Executives for Safety-Critical Systems. In: Proceedings of the Third International Symposium on Dependable Software Engineering: Theories, Repositorys, and Applications, SETTA 2017, October 2017. doi:10.1016/j.scico.2018.11.004
- [7] C. Deutschbein, S. Baruah. Preemptive Uniprocessor EDF Schedulability Analysis with Preemption Costs Considered. In: *Proceedings of the 2016 IEEE Real-Time Systems Symposium (RTSS)*, November 2016. doi:10.1109/RTSS.2016.047
- [8] T. Thanh-Hoang, A. Shambayati, C. Deutschbein, H. Hoffmann, A. A. Chien Performance and energy limits of a processor-integrated FFT accelerator. In: *Proceedings of the 2014 IEEE High Performance Extreme Computing Conference (HPEC)*, September 2014. doi:10.1109/HPEC.2014.7040951

INVITED TALKS

- [9] Isadora: Automated Information Flow Property Generation for Hardware Designs. 3rd Annual Side Channel Academic Program Workshop 2021. 11 November 2021.
- [10] Isadora: Automated Information Flow Property Generation for Hardware Designs. Workshop on Secure RISC-V Architecture Design. 7 November 2021.
- [11] Creating Information Flow Specifications. Radix Presentation for Tortuga Logic. 20 August 2021.
- [12] Extracting IF specifications from HW designs. University of Illinois–Urbana Champaign 20 July, 2021.
- [13] "Who ya gonna call?": Cybersecurity for the Spectre Era. Virtual Research Presentations: Computer Science and Cyber Security. 22 March, 2021.

OPEN SOURCE RESEARCH TOOLS	[14] Isadora. HyperFloGen. https://github.com/cd-public/Isadora
	[15] Astarte. HW Security @ UNC. https://github.com/cd-public/Astarte
	[16] Undine. HW Security @ UNC. https://github.com/cd-public/Undine
	[17] Coppelia. HW Security @ UNC. https://github.com/rzhang2285/Coppelia
OPEN SOURCE TEACHING MATERIALS	[18] chiTCP. The UChicago χ -Projects. http://chi.cs.uchicago.edu/about.html