# Abstract Formal Specification of the seL4/ARMv6 API

June Andronick Kevin Elphinstone Rafal Kolanski Timothy Bourke
David Greenaway
Daniel Matichuk
Simon Winwood

Philip Derrin Gerwin Klein Thomas Sewell

Version 1.3

- $\ \, \ \,$   $\$   $\ \,$   $\ \,$   $\ \,$   $\$   $\ \,$   $\$   $\ \,$   $\$   $\ \,$   $\ \,$   $\$   $\ \,$   $\$   $\ \,$   $\$   $\ \,$   $\$   $\ \,$   $\$   $\ \,$   $\$   $\$   $\$   $\ \,$   $\$   $\$   $\ \,$   $\$

ALL RIGHTS RESERVED.

# **Abstract**

This document is the text version of the abstract, formal Isabelle/HOL specification of the seL4 microkernel. It is intended to give a precise, operational definition of the seL4 microkernel on the ARMv6 architecture. The document contains a short overview, followed by text generated from the formal Isabelle/HOL definitions.

This document is not a tutorial or user manual and is not intended to be read as such. Please see the bundled user manual for a higher-level introduction to the kernel.

# **Contents**

1	Intro	oduction	11		
	1.1	The seL4 Microkernel	11		
		1.1.1 Kernel Services	11		
		1.1.2 Capability-based Access Control	13		
		1.1.3 Kernel Objects	13		
		1.1.4 Kernel Memory Allocation	18		
	1.2	Summary	19		
	1.3	Theory Dependencies	20		
2	Non	ndeterministic State Monad with Failure	21		
	2.1	The Monad	21		
		2.1.1 Nondeterminism	22		
		2.1.2 Failure	22		
		2.1.3 Generic functions on top of the state monad	23		
		2.1.4 The Monad Laws	24		
	2.2	Adding Exceptions	24		
		2.2.1 Monad Laws for the Exception Monad	25		
	2.3	Syntax	26		
		2.3.1 Syntax for the Nondeterministic State Monad	26		
		2.3.2 Syntax for the Exception Monad	27		
	2.4	Library of Monadic Functions and Combinators	27		
	2.5	Catching and Handling Exceptions	29		
		2.5.1 Loops	30		
	2.6	Hoare Logic	31		
		2.6.1 Validity	31		
		2.6.2 Determinism	32		
		2.6.3 Non-Failure	32		
	2.7	Basic exception reasoning	33		
3	Enu	umerations	35		
4	Enu	imeration instances for Words	45		
5	Mad	chine Word Setup	47		
6	Plat	tform Definitions	49		
7	ARN	M Machine Types	51		
	7.1		51		
	7.2	Machine State	52		
8	Mad	chine Types	55		
9	Kernel Events 57				
10	Con	nmon Architecture Specific Data Types	50		

# Contents

11	ARM Machine Instantiation	61
12	Machine Accessor Functions	63
13	Error and Fault Messages	65
14	Access Rights	67
15	ARM-Specific Virtual-Memory Rights  15.1 Architecture-specific virtual memory	<b>69</b>
16	ARM-Specific Data Types  16.1 Architecture-specific virtual memory	71 71 73
17	Machine Operations17.1 Wrapping and Lifting Machine Operations17.2 The Operations17.3 Memory Clearance17.4 User Monad	76 82
18	Basic Data Structures  18.1 Message Info	89
19	Abstract Specification Instantiations  19.1 Deterministic Abstract Specification	
20	Basic Kernel and Exception Monads	107
21	Accessing the Kernel Heap 21.1 General Object Access	109 110 111
22	Accessing CSpace  22.1 Capability access	
23	Accessing the ARM VSpace 23.1 Encodings	118
24	ARM Object Invocations	121
25	Kernel Object Invocations	125

26	Retyping and Untyped Invocations  26.1 Creating Caps	128
27	ARM VSpace Functions	131
28	IPC Cancelling	145
29	Prefix order on lists as order class instance	151
30	CSpace	153
•	30.1 Basic capability manipulation	
	30.2 Resolving capability references	
	30.3 Transferring capabilities	157
	30.4 Revoking and deleting capabilities	
	30.5 Inserting and moving capabilities	
	30.6 Recycling capabilities	166
	30.7 Invoking CNode capabilities	167
31	Toplevel ARM Definitions	169
32	Scheduler	175
22	Threads and TCBs	179
33	33.1 Activating Threads	
	33.2 Thread Message Formats	
34	IPC	185
	34.1 Getting and setting the message info register	185
	34.2 IPC Capability Transfers	185
	34.3 Fault Handling	187
	34.4 Synchronous Message Transfers	188
	34.5 Asynchronous Message Transfers	191
	34.6 Sending Fault Messages	192
35	Interrupts	195
36	Kernel Invocation Labels	197
37	Decoding System Calls	199
	37.1 Helper definitions	199
	37.2 Architecture calls	199
	37.3 CNode	203
	37.4 Threads	205
	37.5 IRQ	209
	37.6 Untyped	
	37.7 Toplevel invocation decode	212
38	An Initial Kernel State	213
39	System Calls	215
-	39.1 Generic system call structure	215
	39.2 System call entry point	_
	· ·	

# Contents

40	Glossary	221
	39.4 Kernel entry point	220
	39.3 Top-level event handling	

# 1 Introduction

The seL4 microkernel is an operating system kernel designed to be a secure, safe, and reliable foundation for systems in a wide variety of application domains. As a microkernel, seL4 provides a minimal number of services to applications. This small number of services directly translates to a small implementation of approximately 8700 lines of C code, which has allowed the kernel to be formally proven in the Isabelle/HOL theorem prover to adhere to a formal specification.

This document gives the text version of the formal Isabelle/HOL specification used in this proof. The document starts by giving a brief overview of the seL4 microkernel design, followed by text generated from the Isabelle/HOL definitions.

This document is not a user manual to seL4, nor is it intended to be read as such. Instead, it is a precise reference to the behaviour of the seL4 kernel.

Further information on the models and verification techniques can be found in previous publications [1-3,5-13,16-22].

# 1.1 The seL4 Microkernel

The seL4 microkernel is a small operating system kernel of the L4 family. SeL4 provides a minimal number of services to applications, such as abstractions for virtual address spaces, threads, interprocess communication (IPC).

SeL4 uses a capability-based access-control model. All memory, devices, and microkernel-provided services require an associated *capability* (access right) to utilise them [4]. The set of capabilities an application possesses determines what resources that application can directly access. SeL4 enforces this access control by using the hardware's memory management unit (MMU) to ensure that userspace applications only have access to memory they possess capabilities to.

Figure 1.1 shows a representative seL4-based system. It depicts the microkernel executing on top of the hardware as the only software running in privileged mode of the processor. The first application to execute is the supervisor OS. The supervisor OS (also termed a booter for simple scenarios) is responsible for initialising, configuring and delegating authority to the specific system layered on top. In Figure 1.1, the example system set up by the supervisor consists of an instance of Linux on the left, and several instances of trusted or sensitive applications on the right. The group of applications on the left and the group on the right are unable to directly communicate or interfere with each other without explicit involvement of the supervisor (and the microkernel) — a barrier is thus created between the untrusted left and the trusted right, as indicated in the figure. The supervisor has a kernel-provided mechanism to determine the relationship between applications and the presence or absence of any such barriers.

# 1.1.1 Kernel Services

A limited number of service primitives are provided by the microkernel; more complex services may be implemented as applications on top of these primitives. In this way, the functionality of the system can be extended without increasing the code and complexity in privileged mode, while still supporting a potentially wide number of services for varied application domains.

The basic services the microkernel provides are as follows:

Threads are an abstraction of CPU execution that support running software;




Figure 1.1: Sample seL4 based system

**Address Spaces** are virtual memory spaces that each contain an application. Applications are limited to accessing memory in their address space;

**Interprocess Communication** (IPC) via *endpoints* allows threads to communicate using message passing:

**Device Primitives** allow device drivers to be implemented as unprivileged applications. The kernel exports hardware device interrupts via IPC messages; and

**Capability Spaces** store capabilities (i.e., access rights) to kernel services along with their book-keeping information.

All kernel services are accessed using kernel-provided system calls that *invoke* a capability; the semantics of the system call depends upon the type of the capability invoked. For example, invoking the Call() system call on a thread control block (TCB) with certain arguments will suspend the target thread, while invoking Call() on an endpoint will result in a message being sent. In general, the message sent to a capability will have an entry indicating the desired operation, along with any arguments.

The kernel provides to clients the following system calls:

Send() delivers the system call arguments to the target object and allows the application to continue. If the target object is unable to receive and/or process the arguments immediately, the sending application will be blocked until the arguments can be delivered.

NBSend() performs non-blocking send in a similar fashion to Send() except that if the object is unable to receive the arguments immediately, the message is silently dropped.

Call() is a Send() that blocks the application until the object provides a response, or the receiving application replies. In the case of delivery to an application (via an Endpoint), an additional capability is added to the arguments and delivered to the receiver to give it the right to respond to the sender.

Wait() is used by an application to block until the target object is ready.

Reply() is used to respond to a Call(), using the capability generated by the Call() operation.

ReplyWait() is a combination of Reply() and Wait(). It exists for efficiency reasons: the common case of replying to a request and waiting for the next can be performed in a single kernel system call instead of two.

## 1.1.2 Capability-based Access Control

The seL4 microkernel provides a capability-based access control model. Access control governs all kernel services; in order to perform any system call, an application must invoke a capability in its possession that has sufficient access rights for the requested service. With this, the system can be configured to isolate software components from each other, and also to enable authorised controlled communication between components by selectively granting specific communication capabilities. This enables software component isolation with a high degree of assurance, as only those operations explicitly authorised by capability possession are permitted.

A capability is an unforgeable token that references a specific kernel object (such as a thread control block) and carries access rights that control what operations may be performed when it is invoked. Conceptually, a capability resides in an application's *capability space*; an address in this space refers to a *slot* which may or may not contain a capability. An application may refer to a capability — to request a kernel service, for example — using the address of the slot holding that capability. The seL4 capability model is an instance of a *segregated* (or *partitioned*) capability model, where capabilities are managed by the kernel.

Capability spaces are implemented as a directed graph of kernel-managed *capability nodes* (CNodes). A CNode is a table of slots, where each slot may contain further CNode capabilities. An address in a capability space is then the concatenation of the indices of the CNode capabilities forming the path to the destination slot; we discuss CNode objects further in section 1.1.3.

Capabilities can be copied and moved within capability spaces, and also sent via IPC. This allows creation of applications with specific access rights, the delegation of authority to another application, and passing to an application authority to a newly created (or selected) kernel service. Furthermore, capabilities can be *minted* to create a derived capability with a subset of the rights of the original capability (never with more rights). A newly minted capability can be used for partial delegation of authority.

Capabilities can also be revoked in their entirety to withdraw authority. Revocation includes any capabilities that may have been derived from the original capabilities. The propagation of capabilities through the system is controlled by a *take-grant*-based model [6].

## 1.1.3 Kernel Objects

In this section we give a brief overview of the kernel implemented objects that can be invoked by applications. The interface to these objects forms the interface to the kernel itself. The creation and use of the high-level kernel services is achieved by the creation, manipulation, and combination of these kernel objects.

#### **CNodes**

As mentioned in the previous section, capabilities in seL4 are stored in kernel objects called CNodes. A CNode has a fixed number of slots, always a power of two, determined when the CNode is created. Slots can be empty or contain a capability.

CNodes have the following operations:

Mint() creates a new capability in a specified CNode slot from an existing capability. The newly created capability may have fewer rights than the original.

Copy() is similar to Mint(), but the newly created capability has the same rights as the original.

Move() moves a capability between two specified capability slots.

Mutate() is an atomic combination of Move() and Mint(). It is a performance optimisation.

Rotate() moves two capabilities between three specified capability slots. It is essentially two Move() operations: one from the second specified slot to the first, and one from the third to the second. The first and third specified slots may be the same, in which case the capability in it is swapped

#### **CSpace** CNODE TCB CAP CAP CAP CNODE CAP ASID CAP CAP

Figure 1.2: CNodes forming a CSpace

with the capability in the second slot. The operation is atomic; either both or neither capabilities are moved.

Delete() removes a capability from the specified slot.

Revoke() is equivalent to calling Delete() on each derived child of the specified capability. It has no effect on the capability itself.

SaveCaller() moves a kernel-generated reply capability of the current thread from the special TCB slot it was created in, into the designated CSpace slot.

Recycle() is equivalent to Revoke(), except that it also resets most aspects of the object to its initial state.

#### **IPC Endpoints**

The seL4 microkernel supports both *synchronous* (EP) and *asynchronous* (AsyncEP) IPC endpoints, used to facilitate interprocess communication between threads. Capabilities to endpoints can be restricted to be send-only or receive-only. They can also specify whether capabilities can be passed through the endpoint.

Synchronous endpoints allow both data and capabilities to be transferred between threads, depending on the rights on the endpoint capability. Sending a message will block the sender until the message has been received; similarly, a waiting thread will be blocked until a message is available (but see NBSend() above).

When only notification of an event is required together with a very limited message, asynchronous endpoints can be used. Asynchronous endpoints have a single invocation:

Notify() simply sets the given set of bits in the endpoint. Multiple Notify() system calls without an intervening Wait() result in the bits being "or-ed" with any bits already set. As such, Notify() is always non-blocking, and has no indication of whether a receiver has received the notification.

Additionally, the Wait() system call may be used with an asynchronous endpoint, allowing the calling thread to retrieve all set bits from the asynchronous endpoint. If no Notify() operations have taken place since the last Wait() call, the calling thread will block until the next Notify() takes place.

#### тсв

The thread control block (TCB) object represents a thread of execution in seL4. Threads are the unit of execution that is scheduled, blocked, unblocked, etc., depending on the applications interaction with other threads.

As illustrated in Figure 1.3, a thread needs both a CSpace and a VSpace in which to execute to form an application (plus some additional information not represented here). The CSpace provides the

capabilities (authority) required to manipulated kernel objects, in order to send messages to another application for example. The VSpace provides the virtual memory environment required to contain the code and data of the application. A CSpace is associated with a thread by installing a capability to the root CNode of a CSpace into the TCB. Likewise, a VSpace is associated with a thread by installing a capability to a Page Directory (described shortly) into the TCB. Note that multiple threads can share the same CSpace and VSpace.




Figure 1.3: Internal representation of an application in seL4

The TCB object has the following methods:

CopyRegisters() is used for copying the state of a thread. The method is given an additional capability argument, which must refer to a TCB that will be used as the source of the transfer; the invoked thread is the destination. The caller may select which of several subsets of the register context will be transferred between the threads. The operation may also suspend the source thread, and resume the destination thread.

Two subsets of the context that might be copied (if indicated by the caller) include: firstly, the parts of the register state that are used or preserved by system calls, including the instruction and stack pointers, and the argument and message registers; and secondly, the remaining integer registers. Other subsets are architecture-defined, and typically include coprocessor registers such as the floating point registers. Note that many integer registers are modified or destroyed by system calls, so it is not generally useful to use CopyRegisters() to copy integer registers to or from the current thread.

ReadRegisters() is a variant of CopyRegisters() for which the destination is the calling thread. It uses the message registers to transfer the two subsets of the integer registers; the message format has the more commonly transferred instruction pointer, stack pointer and argument registers at the start, and will be truncated at the caller's request if the other registers are not required.

WriteRegisters() is a variant of CopyRegisters() for which the source is the calling thread. It uses the message registers to transfer the integer registers, in the same order used by ReadRegisters(). It may be truncated if the later registers are not required; an explicit length argument is given to allow error detection when the message is inadvertently truncated by a missing IPC buffer.

SetPriority() configures the thread's scheduling parameters. In the current version of seL4, this is simply a priority for the round-robin scheduler.

SetIPCBuffer() configures the thread's local storage, particularly the IPC buffer used for sending parts of the message payload that don't fit in hardware registers.

- SetSpace() configures the thread's virtual memory and capability address spaces. It sets the roots of the trees (or other architecture-specific page table structures) that represent the two address spaces, and also nominates the Endpoint that the kernel uses to notify the thread's pager<sup>1</sup> of faults and exceptions.
- Configure() is a batched version of the three configuration system calls: SetPriority(), SetIPCBuffer(), and SetSpace(). Configure() is simply a performance optimisation.
- Suspend() makes a thread inactive. The thread will not be scheduled again until a Resume() operation is performed on it. A CopyRegisters() or ReadRegisters() operation may optionally include a Suspend() operation on the source thread.
- Resume() resumes execution of a thread that is inactive or waiting for a kernel operation to complete. If the invoked thread is waiting for a kernel operation, Resume() will modify the thread's state so that it will attempt to perform the faulting or aborted operation again. Resume()-ing a thread that is already ready has no effect. Resume()-ing a thread that is in the waiting phase of a Call() operation may cause the sending phase to be performed again, even if it has previously succeeded.

A CopyRegisters() or WriteRegisters() operation may optionally include a Resume() operation on the destination thread.

#### Virtual Memory

A virtual address space in seL4 is called a VSpace. In a similar way to CSpaces, a VSpace is composed of objects provided by the microkernel. Unlike CSpaces, these objects for managing virtual memory largely directly correspond to those of the hardware, that is, a page directory pointing to page tables, which in turn map physical frames. The kernel also includes ASID Pool and ASID Control objects for tracking the status of address spaces.

Figure 1.4 illustrates a VSpace with the requisite components required to implement a virtual address space.




Figure 1.4: Virtual Memory in seL4.

These VSpace-related objects are sufficient to implement the hardware data structures required to create, manipulate, and destroy virtual memory address spaces. It should be noted that, as usual, the manipulator of a virtual memory space needs the appropriate capabilities to the required objects.

Page Directory The Page Directory (PD) is the top-level page table of the ARM two-level page table structure. It has a hardware defined format, but conceptually contains 1024 page directory entries (PDE), which are one of a pointer to a page table, a 4 megabyte Page, or an invalid entry. The Page

<sup>&</sup>lt;sup>1</sup>A pager is a term for a thread that manages the VSpace of another application. For example, Linux would be called the pager of its applications.

Directory has no methods itself, but it is used as an argument to several other virtual memory related object calls.

Page Table The Page Table object forms the second level of the ARM page table. It contains 1024 slots, each of which contains a page table entry (PTE). A page table entry contains either an invalid entry, or a pointer to a 4 kilobyte Page.

Page Table objects possess only a single method:

Map() takes a Page Directory capability as an argument, and installs a reference to the invoked Page Table to a specified slot in the Page Directory.

Page A Page object is a region of physical memory that is used to implement virtual memory pages in a virtual address space. The Page object has the following methods:

Map() takes a Page Directory or a Page Table capability as an argument and installs a PDE or PTE referring to the Page in the specified location, respectively.

Remap() changes the permissions of an existing mapping.

Unmap() removes an existing mapping.

**ASID Control** For internal kernel book-keeping purposes, there is a fixed maximum number of applications the system can support. In order to manage this limited resource, the microkernel provides an ASID Control capability. The ASID Control capability is used to generate a capability that authorises the use of a subset of available address space identifiers. This newly created capability is called an ASID Pool. ASID Control only has a single method:

MakePool() together with a capability to Untyped Memory (described shortly) as argument creates an ASID Pool.

**ASID Pool** An ASID Pool confers the right to create a subset of the available maximum applications. For a VSpace to be usable by an application, it must be assigned to an ASID. This is done using a capability to an ASID Pool. The ASID Pool object has a single method:

Assign() assigns an ASID to the VSpace associated with the Page Directory passed in as an argument.

#### **Interrupt Objects**

Device driver applications need the ability to receive and acknowledge interrupts from hardware devices

A capability to IRQControl has the ability to create a new capability to manage a specific interrupt source associated with a specific device. The new capability is then delegated to a device driver to access an interrupt source. IRQControl has one method:

Get() creates an IRQHandler capability for the specified interrupt source.

An IRQHandler object is used by driver application to handle interrupts for the device it manages. It has three methods:

SetEndpoint() specifies the AsyncEP that a Notify() should be sent to when an interrupt occurs. The driver application usually Wait()-s on this endpoint for interrupts to process.

Ack() informs the kernel that the userspace driver has finished processing the interrupt and the microkernel can send further pending or new interrupts to the application.

Clear() de-registers the AsyncEP from the IRQHandler object.

## **Untyped Memory**

The Untyped Memory object is the foundation of memory allocation in the seL4 kernel. Untyped memory capabilities have a single method:

Retype() creates a number of new kernel objects. If this method succeeds, it returns capabilities to the newly-created objects.

In particular, untyped memory objects can be divided into a group of smaller untyped memory objects. We discuss memory management in general in the following section.

# 1.1.4 Kernel Memory Allocation

The seL4 microkernel has no internal memory allocator: all kernel objects must be explicitly created from application controlled memory regions via Untyped Memory capabilities. Applications must have explicit authority to memory (via Untyped Memory capabilities) in order to create other services, and services consume no extra memory once created (other than the amount of untyped memory from which they were originally created). The mechanisms can be used to precisely control the specific amount of physical memory available to applications, including being able to enforce isolation of physical memory access between applications or a device. Thus, there are no arbitrary resource limits in the kernel apart from those dictated by the hardware<sup>2</sup>, and so many denial-of-service attacks via resource exhaustion are obviated.

At boot time, seL4 pre-allocates all the memory required for the kernel itself, including the code, data, and stack sections (seL4 is a single kernel-stack operating system). The remainder of the memory is given to the first task in the form of capabilities to Untyped Memory, and some additional capabilities to kernel objects that were required to bootstrap the supervisor task. These objects can then be split into smaller untyped memory regions or other kernel objects using the Retype() method; the created objects are termed *children* of the original untyped memory object.

See Figure 1.5 for an example.




Figure 1.5: Memory layout at boot time

The user-level application that creates an object using Retype() receives full authority over the resulting object. It can then delegate all or part of the authority it possesses over this object to one or more of its clients. This is done by selectively granting each client a capability to the kernel object, thereby allowing the client to obtain kernel services by invoking the object.

For obvious security reasons, kernel data must be protected from user access. The seL4 kernel prevents such access by using two mechanisms. First, the above allocation policy guarantees that typed objects never overlap. Second, the kernel ensures that each physical frame mapped by the MMU at a user-accessible address corresponds to a Page object (described above); Page objects contain no kernel data, so direct user access to kernel data is not possible. All other kernel objects are only indirectly manipulated via their corresponding capabilities.

<sup>&</sup>lt;sup>2</sup>The treatment of virtual ASIDs imposes a fixed number of address spaces, but this limitation is to be removed in future versions of seL4.




Figure 1.6: Memory layout after supervisor creates kernel services.

#### Re-using Memory

The model described thus far is sufficient for applications to allocate kernel objects, distribute authority among client applications, and obtain various kernel services provided by these objects. This alone is sufficient for a simple static system configuration.

The seL4 kernel also allows memory re-use. Reusing a region of memory is sound only when there are no dangling references (e.g. capabilities) left to the objects implemented by that memory. The kernel tracks *capability derivations*, that is, the children generated by various CNode methods (Retype(), Mint(), Copy(), and Mutate()). Whenever a user requests that the kernel create new objects in an untyped memory region, the kernel uses this information to check that there are no children in the region, and thus no live capability references.

The tree structure so generated is termed the *capability derivation tree* (CDT)<sup>3</sup>. For example, when a user creates new kernel objects by retyping untyped memory, the newly created capabilities would be inserted into the CDT as children of the untyped memory capability.

Finally, recall that the Revoke() operation destroys all capabilities derived from the argument capability. Revoking the last capability to a kernel object is easily detectable, and triggers the *destroy* operation on the now unreferenced object. Destroy simply deactivates the object if it was active, and cleans up any in-kernel dependencies between it and other objects.

By calling Revoke() on the original capability to an untyped memory object, the user removes all of the untyped memory object's children — that is, all capabilities pointing to objects in the untyped memory region. Thus, after this operation there are no valid references to any object within the untyped region, and the region may be safely retyped and reused.

# 1.2 Summary


This chapter has given an overview of the seL4 microkernel. The following chapters are generated from the formal Isabelle/HOL definitions that comprise the formal specification of the seL4 kernel on the ARM11 architecture. The specification does not cover any other architectures or platforms.

The order of definitions in this document is as processed by Isabelle/HOL: bottom up. All concepts are defined before first used. This means the first chapters mainly introduce basic data types and structures while the top-level kernel entry point is defined in the last chapter (chapter 39). The following section shows the dependency graph between the theory modules in this specification. We assume a familiarity with Isabelle syntax; see Nipkow et al. [15] for an introduction. In addition to the

<sup>&</sup>lt;sup>3</sup>Although we model the CDT as a separate data structure, it is implemented as part of the CNode object and so requires no additional kernel meta-data.

standard Isabelle/HOL notation, we sometimes write  $f \ x$  for  $(f \ x)$  and use monadic do-notation extensively. The latter is defined in chapter 2.

# 1.3 Theory Dependencies



# 2 Nondeterministic State Monad with Failure

```
theory NonDetMonad imports "../Lib" begin
```

State monads are used extensively in the seL4 specification. They are defined below.

# 2.1 The Monad

The basic type of the nondeterministic state monad with failure is very similar to the normal state monad. Instead of a pair consisting of result and new state, we return a set of these pairs coupled with a failure flag. Each element in the set is a potential result of the computation. The flag is True if there is an execution path in the computation that may have failed. Conversely, if the flag is False, none of the computations resulting in the returned set can have failed.

```
type_synonym ('s,'a) nondet_monad = "'s \Rightarrow ('a \times 's) set \times bool"
```

The definition of fundamental monad functions return and bind. The monad function return x does not change the state, does not fail, and returns x.

#### definition

```
return :: "'a \Rightarrow ('s,'a) nondet_monad" where "return a \equiv \lambdas. ({(a,s)},False)"
```

The monad function bind f g, also written f >>= g, is the execution of f followed by the execution of g. The function g takes the result value and the result state of f as parameter. The definition says that the result of the combined operation is the union of the set of sets that is created by g applied to the result sets of f. The combined operation may have failed, if f may have failed or g may have failed on any of the results of f.

#### definition

```
bind :: "('s, 'a) nondet_monad \Rightarrow ('a \Rightarrow ('s, 'b) nondet_monad) \Rightarrow ('s, 'b) nondet_monad" (infixl ">>=" 60) where "bind f g \equiv \lambdas. (\bigcup (fst 'split g 'fst (f s)), True \in snd 'split g 'fst (f s) \vee snd (f s))"
```

Sometimes it is convenient to write bind in reverse order.

#### abbreviation(input)

```
bind_rev :: "('c \Rightarrow ('a, 'b) nondet_monad) \Rightarrow ('a, 'c) nondet_monad \Rightarrow ('a, 'b) nondet_monad" (infixl "=<<" 60) where "g =<< f \equiv f >>= g"
```

The basic accessor functions of the state monad. get returns the current state as result, does not fail, and does not change the state. put s returns nothing (unit), changes the current state to s and does not fail.

#### definition

```
get :: "('s,'s) nondet_monad" where "get \equiv \lambda s. ({(s,s)}, False)"
```

#### definition

```
put :: "'s ⇒ ('s, unit) nondet_monad" where
"put s \equiv \lambda_{-}. ({((),s)}, False)"
```

#### 2.1.1 Nondeterminism

Basic nondeterministic functions. select A chooses an element of the set A, does not change the state, and does not fail (even if the set is empty). f OR g executes f or executes g. It returns the union of results of f and g, and may have failed if either may have failed.

#### definition

```
select :: "'a set ⇒ ('s,'a) nondet_monad" where
  "select A \equiv \lambdas. (A <*> {s}, False)"
definition
  alternative :: "('s,'a) nondet_monad \Rightarrow ('s,'a) nondet_monad \Rightarrow
                     ('s,'a) nondet_monad"
  (infixl "OR" 20)
where
  "f OR g \equiv \lambdas. (fst (f s) \cup fst (g s), snd (f s) \vee snd (g s))"
Alternative notation for OR
```

```
notation (xsymbols) alternative (infixl "□" 20)
```

A variant of select that takes a pair. The first component is a set as in normal select, the second component indicates whether the execution failed. This is useful to lift monads between different state spaces.

#### definition

```
select_f :: "'a set \times bool \Rightarrow ('s, 'a) nondet_monad" where
"select_f S \equiv \lambdas. (fst S 	imes {s}, snd S)"
```

select\_state takes a relationship between states, and outputs nondeterministically a state related to the input state.

#### definition

```
state_select :: "('s \times 's) set \Rightarrow ('s, unit) nondet_monad"
"state_select r \equiv \lambda s. ((\lambda x. ((), x)) ' {s'. (s, s') \in r}, \neg (\exists s'. (s, s') \in r))"
```

#### 2.1.2 Failure

The monad function that always fails. Returns an empty set of results and sets the failure flag.

```
fail :: "('s, 'a) nondet_monad" where
"fail \equiv \lambdas. ({}, True)"
```

Assertions: fail if the property P is not true

#### definition

```
assert :: "bool ⇒ ('a, unit) nondet_monad" where
"assert P \equiv \text{if } P \text{ then return () else fail"}
```

Fail if the value is None, return result v for Some v

#### definition

```
{\tt assert\_opt} \ :: \ \verb"'a option" \Rightarrow \ \verb"('b, 'a) \ nondet\_monad" \ where
"assert_opt v \equiv case v of None \Rightarrow fail | Some v \Rightarrow return v"
```

An assertion that also can introspect the current state.

#### definition

```
state_assert :: "('s \Rightarrow bool) \Rightarrow ('s, unit) nondet_monad"
"state_assert P \equiv get >>= (\lambdas. assert (P s))"
```

## 2.1.3 Generic functions on top of the state monad

Apply a function to the current state and return the result without changing the state.

#### definition

```
gets :: "('s \Rightarrow 'a) \Rightarrow ('s, 'a) nondet_monad" where
"gets f \equiv get >>= (\lambdas. return (f s))"
```

Modify the current state using the function passed in.

#### definition

```
modify :: "('s \Rightarrow 's) \Rightarrow ('s, unit) nondet_monad" where
 "modify f \equiv get >>= (\lambdas. put (f s))"
lemma simpler_gets_def: "gets f = (\lambda s. (\{(f s, s)\}, False))"
lemma simpler_modify_def:
  "modify f = (\lambda s. (\{((), f s)\}, False))"
```

Execute the given monad when the condition is true, return () otherwise.

#### definition

```
when :: "bool \Rightarrow ('s, unit) nondet_monad \Rightarrow
          ('s, unit) nondet_monad" where
"when P m \equiv if P then m else return ()"
```

Execute the given monad unless the condition is true, return () otherwise.

#### definition

```
unless :: "bool \Rightarrow ('s, unit) nondet_monad \Rightarrow
            ('s, unit) nondet_monad" where
"unless P m \equiv when (\negP) m"
```

Perform a test on the current state, performing the left monad if the result is true or the right monad if the result is false.

#### definition

```
condition :: "('s \Rightarrow bool)
       \Rightarrow ('s, 'r) nondet_monad
       \Rightarrow ('s, 'r) nondet_monad
       \Rightarrow ('s, 'r) nondet_monad"
where
  "(condition P L R) \equiv \lambda s. if (P s) then (L s) else (R s)"
notation (output)
  condition ("(condition (_)// (_))/ (_))" [1000,1000,1000] 1000)
```

Apply an option valued function to the current state, fail if it returns None, return v if it returns Some

```
gets_the :: "('s \Rightarrow 'a option) \Rightarrow ('s, 'a) nondet_monad" where
"gets_the f \equiv gets f >>= assert_opt"
```

#### 2.1.4 The Monad Laws

A more expanded definition of bind

# 2.2 Adding Exceptions

The type ('s, 'a) nondet\_monad gives us nondeterminism and failure. We now extend this monad with exceptional return values that abort normal execution, but can be handled explicitly. We use the sum type to indicate exceptions.

In ('s, 'e + 'a) nondet\_monad, 's is the state, 'e is an exception, and 'a is a normal return value. This new type itself forms a monad again. Since type classes in Isabelle are not powerful enough to express the class of monads, we provide new names for the return and op >>= functions in this monad. We call them returnOk (for normal return values) and bindE (for composition). We also define throwError to return an exceptional value.

```
definition
```

```
return0k :: "'a \Rightarrow ('s, 'e + 'a) nondet_monad" where
"return0k \equiv return o Inr"

definition
    throwError :: "'e \Rightarrow ('s, 'e + 'a) nondet_monad" where
"throwError \equiv return o Inl"
```

Lifting a function over the exception type: if the input is an exception, return that exception; otherwise continue execution.

```
definition
```

```
lift :: "('a \Rightarrow ('s, 'e + 'b) nondet_monad) \Rightarrow 'e +'a \Rightarrow ('s, 'e + 'b) nondet_monad" where

"lift f v \equiv case v of Inl e \Rightarrow throwError e

| Inr v' \Rightarrow f v'"
```

The definition of op >>= in the exception monad (new name bindE): the same as normal op >>=, but the right-hand side is skipped if the left-hand side produced an exception.

#### definition

```
bindE :: "('s, 'e + 'a) nondet_monad \Rightarrow ('a \Rightarrow ('s, 'e + 'b) nondet_monad) \Rightarrow ('s, 'e + 'b) nondet_monad" (infixl ">>=E" 60) where "bindE f g \equiv bind f (lift g)"
```

Lifting a normal nondeterministic monad into the exception monad is achieved by always returning its result as normal result and never throwing an exception.

#### dofinition

```
liftE :: "('s,'a) nondet_monad \Rightarrow ('s, 'e+'a) nondet_monad" where    "liftE f \equiv f >>= (\lambdar. return (Inr r))"
```

Since the underlying type and return function changed, we need new definitions for when and unless:

#### definition

Throwing an exception when the parameter is None, otherwise returning v for Some v.

## definition

```
throw_opt :: "'e \Rightarrow 'a option \Rightarrow ('s, 'e + 'a) nondet_monad" where "throw_opt ex x \equiv case x of None \Rightarrow throwError ex | Some v \Rightarrow returnOk v"
```

Failure in the exception monad is redefined in the same way as whenE and unlessE, with returnOk instead of return.

#### definition

```
assertE :: "bool \Rightarrow ('a, 'e + unit) nondet_monad" where "assertE P \equiv if P then returnOk () else fail"
```

#### 2.2.1 Monad Laws for the Exception Monad

More direct definition of liftE:

```
lemma liftE_def2:
   "liftE f = (λs. ((λ(v,s'). (Inr v, s')) ' fst (f s), snd (f s)))"

Left returnOk absorbtion over op >>=E:
lemma returnOk_bindE [simp]: "(returnOk x >>=E f) = f x"

lemma lift_return [simp]:
   "lift (return o Inr) = return"
```

```
Right returnOk absorbtion over op >>=E:

lemma bindE_returnOk [simp]: "(m >>=E returnOk) = m"

Associativity of op >>=E:

lemma bindE_assoc:
    "(m >>=E f) >>=E g = m >>=E (\lambda x. f x >>=E g)"

returnOk could also be defined via liftE:

lemma returnOk_liftE:
    "returnOk x = liftE (return x)"

Execution after throwing an exception is skipped:

lemma throwError_bindE [simp]:
    "(throwError E >>=E f) = throwError E"
```

# 2.3 Syntax

This section defines traditional Haskell-like do-syntax for the state monad in Isabelle.

## 2.3.1 Syntax for the Nondeterministic State Monad

We use K\_bind to syntactically indicate the case where the return argument of the left side of a op >>= is ignored

```
definition
 K_bind_def [iff]: "K_bind \equiv \lambda x y. x"
nonterminal
  dobinds and dobind and nobind
syntax
             :: "[pttrn, 'a] => dobind"
  "_dobind"
                                                        ("(_ <-/ _)" 10)
                                                        ("_")
               :: "dobind => dobinds"
  "_nobind"
               :: "'a => dobind"
                                                        ("_")
  "_dobinds" :: "[dobind, dobinds] => dobinds"
                                                        ("(_);//(_)")
  "_do"
               :: "[dobinds, 'a] => 'a"
                                                        ("(do ((_);//(_))//od)" 100)
syntax (xsymbols)
  "_dobind"
              :: "[pttrn, 'a] => dobind"
                                                        ("(<sub>_</sub> ←/ _)" 10)
translations
  "_do (_dobinds b bs) e" == "_do b (_do bs e)"
  "_do (_nobind b) e" == "b >>= (CONST K_bind e)"
                          == "a >>= (\lambda x. e)"
  "do x <- a; e od"
Syntax examples:
lemma "do x \leftarrow return 1;
          return (2::nat);
          return x
```

od =

return 1 >>=

```
(λx. return (2::nat) >>=
        K_bind (return x))"
lemma "do x ← return 1;
    return 2;
    return x
    od = return 1"
```

# 2.3.2 Syntax for the Exception Monad

Since the exception monad is a different type, we need to syntactically distinguish it in the syntax. We use doE/odE for this, but can re-use most of the productions from do/od above.

```
syntax
  "_doE" :: "[dobinds, 'a] \Rightarrow 'a" ("(doE ((_);//(_))//odE)" 100)
translations
  "_doE (_dobinds b bs) e" == "_doE b (_doE bs e)"
                               == "b >>=E (CONST K_bind e)"
  "_doE (_nobind b) e"
                               == "a >>=E (\lambda x. e)"
  "doE x <- a; e odE"
Syntax examples:
\mathbf{lemma} \ \texttt{"doE} \ \texttt{x} \ \leftarrow \ \mathtt{return0k} \ \texttt{1};
            returnOk (2::nat);
             returnOk x
        odE =
        returnOk 1 >>=E
        (\lambda x. return0k (2::nat) >>=E
              K_bind (returnOk x))"
lemma "doE x \leftarrow returnOk 1;
            returnOk 2:
            returnOk x
        odE = returnOk 1"
```

# 2.4 Library of Monadic Functions and Combinators

Lifting a normal function into the monad type:

```
definition
  liftM :: "('a ⇒ 'b) ⇒ ('s,'a) nondet_monad ⇒ ('s, 'b) nondet_monad"
where
  "liftM f m = do x ← m; return (f x) od"

The same for the exception monad:
definition
  liftME :: "('a ⇒ 'b) ⇒ ('s,'e+'a) nondet_monad ⇒ ('s,'e+'b) nondet_monad"
where
  "liftME f m = doE x ← m; returnOk (f x) odE"

Run a sequence of monads from left to right, ignoring return values.
definition
  sequence_x :: "('s, 'a) nondet_monad list ⇒ ('s, unit) nondet_monad"
where
  "sequence_x xs = foldr (\lambda x y. x >>= (\lambda_- y)) xs (return ())"
```

Map a monadic function over a list by applying it to each element of the list from left to right, ignoring return values.

```
definition
```

```
mapM_x :: "('a \Rightarrow ('s,'b) nondet_monad) \Rightarrow 'a list \Rightarrow ('s, unit) nondet_monad" where <math display="block">"mapM_x f xs \equiv sequence_x (map f xs)"
```

Map a monadic function with two parameters over two lists, going through both lists simultanously, left to right, ignoring return values.

```
definition
```

The same three functions as above, but returning a list of return values instead of unit

```
definition
```

```
sequence :: "('s, 'a) nondet_monad list \Rightarrow ('s, 'a list) nondet_monad" where

"sequence xs \equiv let mcons = (\lambdap q. p >>= (\lambdax. q >>= (\lambday. return (x#y))))

in foldr mcons xs (return [])"
```

#### definition

```
mapM :: "('a \Rightarrow ('s,'b) nondet_monad) \Rightarrow 'a list \Rightarrow ('s, 'b list) nondet_monad" where "mapM f xs \equiv sequence (map f xs)"
```

#### definition

```
zipWithM :: "('a \Rightarrow 'b \Rightarrow ('s,'c) nondet_monad) \Rightarrow 'a list \Rightarrow 'b list \Rightarrow ('s, 'c list) nondet_monad"
```

#### where

```
"zipWithM f xs ys \equiv sequence (zipWith f xs ys)"
```

#### definition

```
foldM :: "('b \Rightarrow 'a \Rightarrow ('s, 'a) nondet_monad) \Rightarrow 'b list \Rightarrow 'a \Rightarrow ('s, 'a) nondet_monad" where

"foldM m xs a \equiv foldr (\lambdap q. q >>= m p) xs (return a) "
```

The sequence and map functions above for the exception monad, with and without lists of return value

#### definition

```
sequenceE_x :: "('s, 'e+'a) nondet_monad list \Rightarrow ('s, 'e+unit) nondet_monad" where "sequenceE_x xs \equiv foldr (\lambdax y. doE _ <- x; y odE) xs (returnOk ())"
```

#### definition

#### llman

```
"mapME_x f xs \equiv sequenceE_x (map f xs)"
```

#### definition

```
sequenceE :: "('s, 'e+'a) nondet_monad list \Rightarrow ('s, 'e+'a list) nondet_monad" where

"sequenceE xs \equiv let mcons = (\lambdap q. p >>=E (\lambdax. q >>=E (\lambday. return0k (x#y))))

in foldr mcons xs (return0k [])"
```

# 2.5 Catching and Handling Exceptions

Turning an exception monad into a normal state monad by catching and handling any potential exceptions:

#### definition

Handling exceptions, but staying in the exception monad. The handler may throw a type of exceptions different from the left side.

# ${\bf definition}$

A type restriction of the above that is used more commonly in practice: the exception handle (potentially) throws exception of the same type as the left-hand side.

#### definition

```
handleE :: "('s, 'x + 'a) nondet_monad \Rightarrow ('x \Rightarrow ('s, 'x + 'a) nondet_monad) \Rightarrow ('s, 'x + 'a) nondet_monad" (infix "<handle>" 10)
```

```
where
```

```
"handleE \equiv handleE'
```

Handling exceptions, and additionally providing a continuation if the left-hand side throws no exception:

#### definition

## 2.5.1 Loops

Loops are handled using the following inductive predicate; non-termination is represented using the failure flag of the monad.

```
inductive\_set
  whileLoop_results :: "('r \Rightarrow 's \Rightarrow bool) \Rightarrow ('r \Rightarrow ('s, 'r) nondet_monad) \Rightarrow ((('r \times 's) option)
\times (('r \times 's) option)) set"
  for C B
where
    "(None, None) \in whileLoop_results C B"
  | "\llbracket \neg \texttt{Crs} \rrbracket \Longrightarrow (\texttt{Some} (\texttt{r}, \texttt{s}), \texttt{Some} (\texttt{r}, \texttt{s})) \in \texttt{whileLoop\_results} \texttt{CB"}
  | "[ C r s; snd (B r s) ] \Longrightarrow (Some (r, s), None) \in whileLoop_results C B"
  \implies (Some (r, s), z) \in whileLoop_results C B"
inductive_cases whileLoop_results_cases_valid: "(Some x, Some y) \in whileLoop_results C B"
inductive\_cases whileLoop\_results_cases_fail: "(Some x, None) \in whileLoop_results C B"
inductive\_simps \ \ while Loop\_results\_simps : \ \ "(Some \ x, \ y) \ \in \ while Loop\_results \ C \ B"
inductive_simps whileLoop_results_simps_valid: "(Some x, Some y) ∈ whileLoop_results C B"
inductive\_simps \ while Loop\_results\_simps\_start\_fail \ [simp]: \ "(None, \ x) \ \in \ while Loop\_results \ C \ B"
inductive
    \text{whileLoop\_terminates} :: "('r \Rightarrow 's \Rightarrow bool) \Rightarrow ('r \Rightarrow ('s, 'r) \ nondet\_monad) \Rightarrow 'r \Rightarrow 's \Rightarrow bool" 
where
    "\neg C r s \Longrightarrow whileLoop_terminates C B r s"
  \|\cdot\| C r s; \forall (r', s') \in fst (B r s). whileLoop_terminates C B r' s' \|\cdot\|
         ⇒ whileLoop_terminates C B r s"
inductive_cases whileLoop_terminates_cases: "whileLoop_terminates C B r s"
inductive_simps whileLoop_terminates_simps: "whileLoop_terminates C B r s"
definition
  "whileLoop C B \equiv (\lambdar s.
      (\{(r',s'). (Some (r, s), Some (r', s')) \in whileLoop_results C B\},
         (Some (r, s), None) \in whileLoop_results C B \vee (\neg whileLoop_terminates C B r s)))"
notation (output)
  whileLoop ("(whileLoop (_)// (_))" [1000, 1000] 1000)
```

```
definition  
whileLoopE :: "('r \Rightarrow 's \Rightarrow bool) \Rightarrow ('r \Rightarrow ('s, 'e + 'r) nondet_monad)  
\Rightarrow 'r \Rightarrow 's \Rightarrow (('e + 'r) \times 's) set \times bool"  
where  
"whileLoopE C body \equiv  
\lambdar. whileLoop (\lambdar s. (case r of Inr v \Rightarrow C v s | _{-} \Rightarrow False)) (lift body) (Inr r)"  
notation (output)  
whileLoopE ("(whileLoopE (_)// (_))" [1000, 1000] 1000)
```

# 2.6 Hoare Logic

# 2.6.1 Validity

This section defines a Hoare logic for partial correctness for the nondeterministic state monad as well as the exception monad. The logic talks only about the behaviour part of the monad and ignores the failure flag.

The logic is defined semantically. Rules work directly on the validity predicate.

In the nondeterministic state monad, validity is a triple of precondition, monad, and postcondition. The precondition is a function from state to bool (a state predicate), the postcondition is a function from return value to state to bool. A triple is valid if for all states that satisfy the precondition, all result values and result states that are returned by the monad satisfy the postcondition. Note that if the computation returns the empty set, the triple is trivially valid. This means assert P does not require us to prove that P holds, but rather allows us to assume P! Proving non-failure is done via separate predicate and calculus (see below).

#### definition

```
valid :: "('s \Rightarrow bool) \Rightarrow ('s,'a) nondet_monad \Rightarrow ('a \Rightarrow 's \Rightarrow bool) \Rightarrow bool" ("{_}\/__\}") where

"{P} f {Q} \equiv \forall s. P s \longrightarrow (\forall (r,s') \in fst (f s). Q r s')"
```

Validity for the exception monad is similar and build on the standard validity above. Instead of one postcondition, we have two: one for normal and one for exceptional results.

#### definition

```
\label{eq:validE} \begin{array}{l} \text{validE} :: \ "(\text{'s} \Rightarrow \text{bool}) \Rightarrow (\text{'s}, \text{'a + 'b}) \ \text{nondet\_monad} \Rightarrow \\ & (\text{'b} \Rightarrow \text{'s} \Rightarrow \text{bool}) \Rightarrow \\ & (\text{'a} \Rightarrow \text{'s} \Rightarrow \text{bool}) \Rightarrow \text{bool}" \\ \\ ("\{\_\}/\_/(\{\_\},/\{\_\})") \\ \text{where} \\ \\ "\{P\} \ \text{f} \ \{Q\}, \{E\} \ \equiv \ \{P\} \ \text{f} \ \{\lambda v \ \text{s. case } v \ \text{of Inr } r \Rightarrow Q \ r \ \text{s} \ | \ \text{Inl } e \Rightarrow E \ e \ s \ \}" \\ \end{array}
```

The following two instantiations are convenient to separate reasoning for exceptional and normal case.

#### definition

```
 \begin{tabular}{llll} validE_R :: "('s \Rightarrow bool) \Rightarrow ('s, 'e + 'a) & nondet_monad \Rightarrow \\ & ('a \Rightarrow 's \Rightarrow bool) \Rightarrow bool" \\ & ("\{_-\}/_-/\{_-\}, -") \\ \hline where \\ & "\{P\} & f & \{Q\}, - \equiv validE & P & f & Q & (\lambda x & y. & True)" \\ \hline definition \\ & validE_E :: "('s \Rightarrow bool) \Rightarrow & ('s, 'e + 'a) & nondet_monad \Rightarrow \\ & & ('e \Rightarrow 's \Rightarrow bool) \Rightarrow bool" \\ & & ("\{_-\}/_-/-, \{_-\}") \\ \hline where \\ \hline \end{tabular}
```

```
"\{P\} f -,\{Q\} \equiv validE P f (\lambdax y. True) Q"
Abbreviations for trivial preconditions:
abbreviation(input)
   top :: "'a \Rightarrow bool" ("\top")
where
   "\top \equiv \lambda_{-}. True"
abbreviation(input)
  bottom :: "'a \Rightarrow bool" ("\perp")
   "\perp \equiv \lambda_. False"
Abbreviations for trivial postconditions (taking two arguments):
abbreviation(input)
   toptop :: "'a \Rightarrow 'b \Rightarrow bool" ("\top\top")
where
 "\top \top \equiv \lambda_ _. True"
abbreviation(input)
  botbot :: "'a \Rightarrow 'b \Rightarrow bool" ("\perp\perp")
where
 "\bot\bot \equiv \lambda_{-} . False"
Lifting \wedge and \vee over two arguments. Lifting \wedge and \vee over one argument is already defined (written
and and or).
definition
  \texttt{bipred\_conj} \ :: \ \texttt{"('a} \ \Rightarrow \ \texttt{'b} \ \Rightarrow \ \texttt{bool)} \ \Rightarrow \ \texttt{('a} \ \Rightarrow \ \texttt{'b} \ \Rightarrow \ \texttt{bool)} \ \Rightarrow \ \texttt{('a} \ \Rightarrow \ \texttt{'b} \ \Rightarrow \ \texttt{bool)"}
   (infixl "And" 96)
   "bipred_conj P Q \equiv \lambdax y. P x y \wedge Q x y"
   \texttt{bipred\_disj} \, :: \, \texttt{"('a} \, \Rightarrow \, \texttt{'b} \, \Rightarrow \, \texttt{bool)} \, \Rightarrow \, \texttt{('a} \, \Rightarrow \, \texttt{'b} \, \Rightarrow \, \texttt{bool)} \, \texttt{"}
   (infixl "Or" 91)
   "bipred_disj P Q \equiv \lambdax y. P x y \lor Q x y"
```

#### 2.6.2 Determinism

A monad of type nondet\_monad is deterministic iff it returns exactly one state and result and does not fail

```
definition
```

```
det :: "('a,'s) nondet_monad ⇒ bool"
where
  "det f ≡ ∀s. ∃r. f s = ({r},False)"
```

A deterministic nondet\_monad can be turned into a normal state monad:

#### definition

```
the_run_state :: "('s,'a) nondet_monad \Rightarrow 's \Rightarrow 'a \times 's" where "the_run_state M \equiv \lambdas. THE s'. fst (M s) = {s'}"
```

# 2.6.3 Non-Failure

With the failure flag, we can formulate non-failure separately from validity. A monad m does not fail under precondition P, if for no start state in that precondition it sets the failure flag.

#### definition

```
no_fail :: "('s \Rightarrow bool) \Rightarrow ('s,'a) nondet_monad \Rightarrow bool" where
"no_fail P m \equiv \forall s. P s \longrightarrow \neg (snd (m s))"
```

It is often desired to prove non-failure and a Hoare triple simulataneously, as the reasoning is often similar. The following definitions allow such reasoning to take place.

#### definition

```
lemma validE_NF_alt_def:
```

Usually, well-formed monads constructed from the primitives above will have the following property: if they return an empty set of results, they will have the failure flag set.

" $\|P B Q , \|E \| = \|P B A v s$ . case v of Inl  $e \Rightarrow E e s | Inr r \Rightarrow Q r s \| !$ "

#### definition

```
empty_fail :: "('s,'a) nondet_monad \Rightarrow bool" where "empty_fail m \equiv \forall s. fst (m s) = {} \longrightarrow snd (m s)"
```

Useful in forcing otherwise unknown executions to have the empty\_fail property.

#### definition

```
\begin{tabular}{ll} mk\_ef :: "'a set $\times$ bool $\Rightarrow$ 'a set $\times$ bool" \\ where \\ "mk\_ef $S \equiv (fst S, fst S = {}) $\lor$ snd $S$)" \\ \end{tabular}
```

# 2.7 Basic exception reasoning

The following predicates no\_throw and no\_return allow reasoning that functions in the exception monad either do no throw an exception or never return normally.

```
definition "no_throw P A \equiv { P } A { \lambda_{-} . True },{ \lambda_{-} . False }" definition "no_return P A \equiv { P } A {\lambda_{-} . False},{\lambda_{-} . True }" end
```

# 3 Enumerations

```
theory Enumeration
imports "~~/src/HOL/Main"
begin
abbreviation
  "enum \equiv enum_class.enum"
abbreviation
  \verb"enum_all \equiv \verb"enum_class.enum_all"
abbreviation
  \verb"enum_ex \equiv \verb"enum_class.enum_ex""
primrec
  the_index :: "'a list \Rightarrow 'a \Rightarrow nat"
  "the_index (x # xs) y = (if x = y then 0 else Suc (the_index xs y))"
lemma the_index_bounded:
  "x \in set xs \implies the\_index xs x < length xs"
lemma nth_the_index:
  "x \in set xs \Longrightarrow xs ! the_index xs x = x"
lemma distinct_the_index_is_index[simp]:
  "[ distinct xs ; n < length xs ] \Longrightarrow the_index xs (xs ! n) = n"
lemma the_index_last_distinct:
  "distinct xs \land xs \neq [] \Longrightarrow the_index xs (last xs) = length xs - 1"
context enum begin
  lemmas enum_surj[simp] = enum_UNIV
  declare enum_distinct[simp]
lemma enum_nonempty[simp]: "(enum :: 'a list) \neq []"
definition
  maxBound :: 'a where
  "maxBound \equiv last enum"
definition
  minBound :: 'a where
  "minBound \equiv hd enum"
definition
  toEnum :: "nat \Rightarrow 'a" where
  "toEnum n \equiv if n < length (enum :: 'a list) then enum ! n else the None"
definition
  fromEnum :: "'a \Rightarrow nat" where
  "fromEnum x \equiv the_index enum x"
```

```
lemma maxBound_is_length:
  "fromEnum maxBound = length (enum :: 'a list) - 1"
lemma maxBound_less_length:
  "(x \leq fromEnum maxBound) = (x < length (enum :: 'a list))"
lemma maxBound_is_bound [simp]:
 "fromEnum x \leq fromEnum maxBound"
lemma to_from_enum [simp]:
  fixes x :: 'a
  shows "toEnum (fromEnum x) = x"
lemma from_to_enum [simp]:
  "x \leq fromEnum maxBound \Longrightarrow fromEnum (toEnum x) = x"
lemma map_enum:
  fixes x :: 'a
  shows "map f enum ! from Enum x = f x"
  assocs :: "('a \Rightarrow 'b) \Rightarrow ('a \times 'b) list" where
 "assocs f \equiv map (\lambdax. (x, f x)) enum"
end
lemmas enum_bool = enum_bool_def
lemma fromEnumTrue [simp]: "fromEnum True = 1"
lemma fromEnumFalse [simp]: "fromEnum False = 0"
class enum_alt =
  \mathbf{fixes} \ \mathtt{enum\_alt} \ :: \ \mathtt{"nat} \ \Rightarrow \ \mathtt{'a} \ \mathtt{option"}
class enumeration_alt = enum_alt +
  assumes enum_alt_one_bound:
     "enum_alt x = (None :: 'a option) \Longrightarrow enum_alt (Suc x) = (None :: 'a option)"
  assumes enum_alt_surj: "range enum_alt ∪ {None} = UNIV"
  assumes enum_alt_inj:
    "(enum_alt x :: 'a option) = enum_alt y \Longrightarrow (x = y) \lor (enum_alt x = (None :: 'a option))"
begin
lemma enum_alt_inj_2:
  " enum_alt x = (enum_alt y :: 'a option);
     enum_alt x \neq (None :: 'a option)
    \implies x = y"
lemma enum_alt_surj_2:
  "\exists x. \text{ enum\_alt } x = \text{Some } y"
end
definition
  alt_from_ord :: "'a list \Rightarrow nat \Rightarrow 'a option" where
```

```
"alt_from_ord L \equiv \lambdan. if (n < length L) then Some (L ! n) else None"
lemma \ handy\_enum\_lemma1: \ "((if \ P \ then \ Some \ A \ else \ None) \ = \ (\neg \ P)"
\textbf{lemma handy\_enum\_lemma2: "Some x } \notin \textbf{empty 'S"}
lemma handy_enum_lemma3: "((if P then Some A else None) = Some B) = (P \land (A = B))"
class enumeration_both = enum_alt + enum +
  assumes enum_alt_rel: "enum_alt = alt_from_ord enum"
instance enumeration_both < enumeration_alt</pre>
instantiation bool :: enumeration_both
begin
definition
  enum_alt_bool: "enum_alt = alt_from_ord [False, True]"
instance
end
definition
 toEnumAlt :: "nat \Rightarrow ('a :: enum_alt)" where
 "toEnumAlt n \equiv the (enum_alt n)"
definition
 fromEnumAlt :: "('a :: enum_alt) ⇒ nat" where
 "fromEnumAlt x \equiv THE n. enum_alt n = Some x"
definition
 upto_enum :: "('a :: enumeration_alt) \Rightarrow 'a \Rightarrow 'a list" ("(1[_.e._])") where
 "upto_enum n m \equiv map toEnumAlt [fromEnumAlt n ..< Suc (fromEnumAlt m)]"
lemma fromEnum_alt_red[simp]:
  "fromEnumAlt = (fromEnum :: ('a :: enumeration_both) \Rightarrow nat)"
lemma toEnum_alt_red[simp]:
  "toEnumAlt = (toEnum :: nat \Rightarrow ('a :: enumeration_both))"
lemma upto_enum_red:
  "[(n :: ('a :: enumeration_both)) .e. m] = map toEnum [fromEnum n ..< Suc (fromEnum m)]"
instantiation nat :: enumeration_alt
begin
definition
  \verb"enum_alt_nat: "enum_alt \equiv Some"
instance
end
lemma toEnumAlt_nat[simp]: "toEnumAlt = id"
lemma fromEnumAlt_nat[simp]: "fromEnumAlt = id"
lemma upto_enum_nat[simp]: "[n .e. m] = [n ..< Suc m]"</pre>
```

```
definition
 {\tt zipE1} :: "('a :: enum_alt) \Rightarrow 'b list \Rightarrow ('a \times 'b) list" where
 "zipE1 x L \equiv zip (map toEnumAlt [(fromEnumAlt x) ..< (fromEnumAlt x) + length L]) L"
definition
 zipE2 :: "('a :: enum_alt) \Rightarrow 'a \Rightarrow 'b list \Rightarrow ('a \times 'b) list" where
 "zipE2 x xn L \equiv zip (map (\lambdan. toEnumAlt ((fromEnumAlt x) + ((fromEnumAlt xn) - (fromEnumAlt x))
* n)) [0 ..< length L]) L"
definition
 <code>zipE3</code> :: "'a list \Rightarrow ('b :: enum_alt) \Rightarrow ('a \times 'b) list" where
 "zipE3 L x \equiv zip L (map toEnumAlt [(fromEnumAlt x) ..< (fromEnumAlt x) + length L])"
definition
 zipE4 :: "'a list \Rightarrow ('b :: enum_alt) \Rightarrow 'b \Rightarrow ('a \times 'b) list" where
 "zipE4 L x xn \equiv zip L (map (\lambdan. toEnumAlt ((fromEnumAlt x) + ((fromEnumAlt xn) - (fromEnumAlt
x)) * n)) [0 ..< length L])"
lemma handy_lemma: "a = Some b \implies the a = b"
lemma to_from_enum_alt[simp]:
"toEnumAlt (fromEnumAlt x) = (x :: ('a :: enumeration_alt))"
end
theory WordLib
imports NICTACompat SignedWords
begin
lemma shiftl_power:
  "(shiftl1 ^ x) (y::'a::len word) = 2 ^ x * y"
lemma to_bl_use_of_bl:
   "(to_bl w = bl) = (w = of_bl bl \land length bl = length (to_bl w))"
lemmas of_bl_reasoning = to_bl_use_of_bl of_bl_append
lemma uint_of_bl_is_bl_to_bin:
  "length l \le len_of TYPE('a) \implies
   uint ((of_bl::bool list >> ('a :: len) word) 1) = bl_to_bin 1"
lemma bin_to_bl_or:
  "bin_to_bl n (a OR b) = map2 (op \lor) (bin_to_bl n a) (bin_to_bl n b)"
lemma word_ops_nth [simp]:
 shows
  word_or_nth: "(x \mid \mid y) !! n = (x !! n \lor y !! n)" and
  word_and_nth: "(x && y) !! n = (x !! n \land y !! n)" and
 word_xor_nth: "(x xor y) !! n = (x !! n \neq y !! n)"
lemma word_nth_1 [iff]:
```

```
"(1::'a::len word) !! n = (n = 0)"
lemma "1 < (1024::32 word) \land 1 \leq (1024::32 word)"
lemma and_not_mask: "w AND NOT mask n = (w >> n) << n"
lemma and mask: "w AND mask n = (w << (size w - n)) >> (size w - n)"
lemma AND_twice:
  "(w && m) && m = w && m"
lemma nth_w2p_same: "(2^n :: 'a :: len word) !! n = (n < len_of TYPE('a::len))"</pre>
lemma p2_gt_0: "(0 < (2 ^ n :: 'a :: len word)) = (n < len_of TYPE('a))"
lemmas uint_2p_alt = uint_2p [unfolded p2_gt_0]
lemma shiftr_div_2n_w: "n < size w \implies w >> n = w div (2^n :: 'a :: len word)"
lemmas less_def = less_eq [symmetric]
lemmas le_def = not_less [symmetric, where ?'a = nat]
lemmas p2_eq_0 = trans [OF eq_commute
 iffD2 [OF Not_eq_iff p2_gt_0, folded le_def, unfolded word_gt_0 not_not]]
lemma neg_mask_is_div':
  "n < size w \implies w AND NOT mask n = ((w div (2 ^ n)) * (2 ^ n))"
lemma neg_mask_is_div: "w AND NOT mask n = ((w \text{ div } (2 \hat{n})) * (2 \hat{n}))"
lemma and_mask_arith':
 "0 < n \Longrightarrow w AND mask n = ((w * (2 ^ (size w - n))) div (2 ^ (size w - n)))"
lemma mask_0 [simp]: "mask 0 = 0"
lemmas p2len = iffD2 [OF p2_eq_0 order_ref1]
lemma and_mask_arith:
  "w AND mask n = ((w * (2 ^ (size w - n))) div (2 ^ (size w - n)))"
lemma mask_2pm1: "mask n = 2 ^ n - 1"
lemma is_aligned_AND_less_0:
  "u && mask n = 0 \Longrightarrow v < 2^n \Longrightarrow u && v = 0"
lemma len_0_eq: "len_of (TYPE('a :: len0)) = 0 ==> (x :: 'a :: len0 word) = y"
lemma le_shiftr1: "u <= v ==> shiftr1 u <= shiftr1 v"</pre>
lemma le_shiftr: "u \le v \implies u >> (n :: nat) \le (v :: 'a :: len0 word) >> n"
lemma shiftr_mask_le: "n <= m ==> mask n >> m = 0"
lemmas shiftr_mask = order_refl [THEN shiftr_mask_le, simp]
lemma word_leI: "(!!n::nat. n < size (u::'a::len0 word)</pre>
   ==> u !! n ==> (v::'a::len0 word) !! n) ==> u <= v"
```

```
lemma le_mask_iff: "(w \le mask n) = (w >> n = 0)"
lemma and_mask_eq_iff_shiftr_0: "(w AND mask n = w) = (w >> n = 0)"
lemmas and_mask_eq_iff_le_mask = trans
  [OF and_mask_eq_iff_shiftr_0 le_mask_iff [THEN sym]]
lemma one_bit_shiftl: "set_bit 0 n True = (1 :: 'a :: len word) << n"</pre>
lemmas one_bit_pow = trans [OF one_bit_shiftl shiftl_1]
lemma bin_sc_minus: "0 < n ==> bin_sc (Suc (n - 1)) b i = bin_sc n b i"
lemmas bin_sc_minus_simps =
 bin_sc_simps (2,3,4) [THEN [2] trans, OF bin_sc_minus [THEN sym]]
lemma NOT_eq: "NOT (x :: 'a :: len word) = - x - 1"
lemma NOT_mask: "NOT (mask n :: 'a :: len word) = - (2 ^ n)"
lemma power_2_pos_iff:
 "(2 ^ n > (0 :: 'a :: len word)) = (n < len_of TYPE ('a))"
lemma le_m1_iff_lt: "(x > (0 :: 'a :: len word)) = ((y \leq x - 1) = (y < x))"
lemmas gt0_iff_gem1 =
  iffD1 [OF iffD1 [OF eq_left_commute le_m1_iff_lt] order_refl]
lemmas power_2_ge_iff = trans [OF gt0_iff_gem1 [THEN sym] power_2_pos_iff]
lemma le_mask_iff_lt_2n:
 "n < len_of TYPE ('a) = (((w :: 'a :: len word) \leq mask n) = (w < 2 ^ n))"
lemmas mask_lt_2pn =
 le_mask_iff_lt_2n [THEN iffD1, THEN iffD1, OF _ order_refl]
lemma mask_eq_iff_w2p_alt:
  "n < size (w::'a::len word) ==> (w AND mask n = w) = (w < 2 ^ n)"
lemma and_mask_less_size_alt: "n < size x ==> x AND mask n < 2 ^ n"</pre>
lemma bang_eq:
  fixes x :: "'a::len0 word"
  shows "(x = y) = (\forall n. x !! n = y !! n)"
declare of_nat_power [simp]
declare of_nat_mult [simp]
lemma word_unat_power:
  "(2 :: ('a :: len) word) ^ n = of_nat (2 ^ n)"
lemma of_nat_mono_maybe:
  fixes Y :: "nat"
  assumes xlt: "X < 2 ^ len_of TYPE ('a :: len)"
```

```
"(Y < X) \implies of_nat Y < (of_nat X :: 'a :: len word)"
lemma shiftl_over_and_dist:
  fixes a::"'a::len word"
  shows "(a AND b) << c = (a << c) AND (b << c)"
lemma shiftr_over_and_dist:
  fixes a::"'a::len word"
  shows "a AND b \Rightarrow c = (a \Rightarrow c) AND (b \Rightarrow c)"
lemma sshiftr_over_and_dist:
  fixes a::"'a::len word"
  shows "a AND b >>> c = (a >>> c) AND (b >>> c)"
lemma shiftl_over_or_dist:
  fixes a::"'a::len word"
  shows "a OR b << c = (a << c) OR (b << c)"
lemma shiftr_over_or_dist:
  fixes a::"'a::len word"
  shows "a OR b \Rightarrow c = (a \Rightarrow c) OR (b \Rightarrow c)"
lemma sshiftr_over_or_dist:
  fixes a::"'a::len word"
  shows "a OR b >>> c = (a >>> c) OR (b >>> c)"
lemmas shift_over_ao_dists =
  shiftl_over_or_dist shiftr_over_or_dist
  sshiftr_over_or_dist shiftl_over_and_dist
  shiftr_over_and_dist sshiftr_over_and_dist
lemma shiftl_shiftl:
  fixes a::"'a::len word"
  shows "a << b << c = a << (b + c)"
lemma shiftr_shiftr:
  fixes a::"'a::len word"
  shows "a >> b >> c = a >> (b + c)"
lemma shiftl_shiftr1:
  fixes a::"'a::len word"
  shows "c \leq b \Longrightarrow
    a << b >> c =
    a AND (mask (size a - b)) << (b - c)"
lemma shiftl_shiftr2:
  fixes a::"'a::len word"
  shows "b < c \Longrightarrow
    a \ll b \gg c =
    (a \gg (c - b)) AND (mask (size a - c))"
lemma shiftr_shiftl1:
  fixes a::"'a::len word"
  shows "c \leq b \Longrightarrow
         a >> b << c = (a >> (b - c)) AND
                        (NOT mask c)"
```

lemma shiftr\_shift12:

```
fixes a::"'a::len word"
  shows "b < c \Longrightarrow
         a >> b << c = (a << (c - b)) AND
                        (NOT mask c)"
lemmas multi_shift_simps =
  shiftl_shiftl shiftr_shiftr
  shiftl_shiftr1 shiftl_shiftr2
  shiftr_shiftl1 shiftr_shiftl2
lemma word_and_max_word:
  fixes a::"'a::len word"
  {f shows} "x = max_word \Longrightarrow a AND x = a"
lemma word_and_1:
  fixes x::"'a::len word"
  shows "(x AND 1) = (if x!!0 then 1 else 0)"
lemma word_and_1_bl:
  fixes x::"'a::len word"
  shows "(x AND 1) = of_bl [x !! 0]"
lemma word_1_and_bl:
  fixes x::"'a::len word"
  shows "(1 AND x) = of_bl [x !! 0]"
notation (input)
  test_bit ("testBit")
definition
  w2byte :: "'a :: len word \Rightarrow 8 word" where
  "w2byte \equiv ucast"
lemma \ {\tt scast\_scast\_id'} :
  fixes x :: "('a::len) word"
  assumes is_up: "is_up (scast :: 'a word \Rightarrow ('b::len) word)"
  shows "scast (scast x :: 'b word) = (x :: 'a word)"
lemma scast_scast_id [simp]:
  "scast (scast x :: ('a::len) signed word) = (x :: 'a word)"
  "scast (scast y :: ('a::len) word) = (y :: 'a signed word)"
lemma scast_ucast_id [simp]:
    "scast (ucast (x :: 'a::len word) :: 'a signed word) = x"
lemma ucast_scast_id [simp]:
    "ucast (scast (x :: 'a::len signed word) :: 'a word) = x"
lemma scast_of_nat [simp]:
    "scast (of_nat x :: 'a::len signed word) = (of_nat x :: 'a word)"
lemma ucast_of_nat:
  "is_down (ucast :: ('a :: len) word \Rightarrow ('b :: len) word)
   ⇒ ucast (of_nat n :: 'a word) = (of_nat n :: 'b word)"
```

```
lemma word32_sint_1[simp]:
 "sint (1::word32) = 1"
lemma sint_1 [simp]:
  "sint (1::'a::len word) = (if len_of TYPE('a) = 1 then -1 else 1)"
lemma scast_1':
  "(scast (1::'a::len word) :: 'b::len word) =
   (word_of_int (sbintrunc (len_of TYPE('a::len) - Suc 0) (1::int)))"
lemma scast_1 [simp]:
  "(scast (1::'a::len word) :: 'b::len word) =
      (if len_of TYPE('a) = 1 then -1 else 1)"
lemma scast_eq_scast_id [simp]:
    "((scast (a :: 'a::len signed word) :: 'a word) = scast b) = (a = b)"
lemma ucast_eq_ucast_id [simp]:
    "((ucast (a :: 'a::len word) :: 'a signed word) = ucast b) = (a = b)"
lemma scast_ucast_norm [simp]:
  "(ucast (a :: 'a::len word) = (b :: 'a signed word)) = (a = scast b)"
  "((b :: 'a signed word) = ucast (a :: 'a::len word)) = (a = scast b)"
lemma of_bl_drop:
  "of_bl (drop n xs) = (of_bl xs && mask (length xs - n))"
lemma of_int_uint [simp]:
    "of_int (uint x) = x"
lemma shiftr_mask2:
  "n \le len_of TYPE('a) \Longrightarrow (mask n >> m :: ('a :: len) word) = mask (n - m)"
corollary word_plus_and_or_coroll:
  "x && y = 0 \implies x + y = x || y"
corollary word_plus_and_or_coroll2:
  "(x && w) + (x && ~~w) = x"
lemma less_le_mult_nat':
  "w * c < b * c ==> 0 \leq c ==> Suc w * c \leq b * (c::nat)"
lemmas less_le_mult_nat = less_le_mult_nat'[simplified distrib_right, simplified]
class signed_div =
  fixes sdiv :: "'a \Rightarrow 'a \Rightarrow 'a" (infixl "sdiv" 70)
  fixes smod :: "'a \Rightarrow 'a \Rightarrow 'a" (infixl "smod" 70)
instantiation int :: signed_div
definition "(a :: int) sdiv b \equiv sgn (a * b) * (abs a div abs b)"
definition "(a :: int) smod b \equiv a - (a sdiv b) * b"
instance
end
```

```
instantiation word :: (len) signed_div
definition "(a :: ('a::len) word) sdiv b = word_of_int (sint a sdiv sint b)"
definition "(a :: ('a::len) word) smod b = word_of_int (sint a smod sint b)"
instance
end
lemma
 "( 4 :: word32) sdiv 4 = 1"
  "(-4 :: word32) sdiv 4 = -1"
 "(-3 :: word32) sdiv 4 = 0"
  "( 3 :: word32) sdiv -4 = 0"
  "(-3 :: word32) sdiv -4 = 0"
  "(-5 :: word32) sdiv -4 = 1"
  "( 5 :: word32) sdiv -4 = -1"
lemma
  "( 4 :: word32) smod 4 = 0"
  "( 3 :: word32) smod 4 =
                            3"
  "(-3 :: word32) smod 4 = -3"
 "( 3 :: word32) smod -4 = 3"
 "(-3 :: word32) smod -4 = -3"
  "(-5 :: word32) smod -4 = -1"
```

end

"( 5 :: word32) smod -4 = 1"

# 4 Enumeration instances for Words

```
theory WordEnum
imports Enumeration WordLib
begin
instantiation word :: (len) enum
begin
definition
      "(enum_class.enum :: ('a :: len) word list) \equiv map of_nat [0 ..< 2 ^ len_of TYPE('a)]"
      "enum\_class.enum\_all \ (P :: ('a :: len) \ word \Rightarrow bool) \longleftrightarrow Ball \ UNIV \ P"
      \texttt{"enum\_class.enum\_ex (P :: ('a :: len) word} \Rightarrow \texttt{bool)} \longleftrightarrow \texttt{Bex UNIV P"}
instance
end
lemma fromEnum_unat[simp]: "fromEnum (x :: ('a :: len) word) = unat x"
lemma length_word_enum: "length (enum :: ('a :: len) word list) = 2 ^ len_of TYPE('a)"
lemma to Enum\_of\_nat[simp]: "n < 2 ^ len\_of TYPE('a) \Longrightarrow ((to Enum n) :: ('a :: len) word) = of\_nat[simp] = of\_
declare of_nat_diff [simp]
declare word_pow_0 [simp]
lemma "(maxBound :: ('a :: len) word) = -1"
lemma "(minBound :: ('a :: len) word) = 0"
instantiation word :: (len) enumeration_both
begin
definition
     \verb"enum_alt_word_def: "enum_alt \equiv \verb"alt_from_ord" (enum :: ('a :: len) word list)"
instance
end
definition
      upto_enum_step :: "word32 \Rightarrow word32 \Rightarrow word32 \Rightarrow word32 list" ("[_ , _ .e. _]")
where
      "upto_enum_step a b c \equiv
                  if c < a then [] else map (\lambdax. a + x * (b - a)) [0 .e. (c - a) div (b - a)]"
```

Enumeration instances for Words

# **Machine Word Setup**

```
theory WordSetup
imports WordEnum DistinctProp
```

end

This theory defines the standard platform-specific word size and alignment.

```
definition
  word_bits :: nat where
  "word_bits \equiv len_of TYPE(32)"
definition
  word_size :: "'a :: numeral" where
  "word_size \equiv 4"
lemma word_bits_conv:
  "word_bits = 32"
lemma word_bits_word_size_conv:
  "word_bits = word_size * 8"
definition
  is_aligned :: "'a :: len word \Rightarrow nat \Rightarrow bool" where
  "is_aligned ptr n \equiv 2^n dvd unat ptr"
definition
  \mathtt{ptr\_add} \ :: \ \texttt{"word32} \ \Rightarrow \ \mathtt{nat} \ \Rightarrow \ \mathtt{word32"} \ \ \mathbf{where}
  "ptr_add ptr n \equiv ptr + of_nat n"
definition
  complement :: "('a :: len) word \Rightarrow 'a word" where
 "complement x \equiv x xor -1"
definition
  alignUp :: "'a::len word \Rightarrow nat \Rightarrow 'a word" where
 "alignUp x n \equiv x + 2 ^ n - 1 && complement (2 ^ n - 1)"
```

# 6 Platform Definitions

```
theory Platform
imports
  "../../lib/Lib"
  "../../lib/WordEnum"
begin
```

This theory lists platform-specific types and basic constants, in particular the types of interrupts and physical addresses, constants for the kernel location, the offsets between physical and virtual kernel addresses, as well as the range of IRQs on the platform.

```
type_synonym irq = word8
type_synonym paddr = word32
abbreviation "toPAddr \equiv id"
abbreviation "fromPAddr \equiv id"
definition
  {\tt pageColourBits} \, :: \, {\tt nat} \, \, {\tt where} \, \,
  "pageColourBits \equiv 2"
definition
  cacheLineBits :: nat where
  "cacheLineBits = 5"
  cacheLine :: nat where
  "cacheLine = 2^cacheLineBits"
definition
  kernelBase_addr :: word32 where
  "kernelBase_addr \equiv 0xf0000000"
definition
  physBase :: word32 where
  "physBase \equiv 0x80000000"
definition
  physMappingOffset :: word32 where
  "physMappingOffset \equiv kernelBase_addr - physBase"
  ptrFromPAddr :: "paddr \Rightarrow word32" where
  \verb"ptrFromPAddr paddr \equiv paddr + physMappingOffset"
  addrFromPPtr :: "word32 \Rightarrow paddr" where
  "addrFromPPtr pptr \equiv pptr - physMappingOffset"
definition
  minIRQ :: "irq" where
  "minIRQ \equiv 0"
```

## 6 Platform Definitions

## definition

maxIRQ :: "irq" where "maxIRQ  $\equiv$  63"

# 7 ARM Machine Types

```
theory ARMMachineTypes
imports
"../../lib/Enumeration"
"../../lib/WordSetup"
"../../lib/wp/NonDetMonad"
"../machine/Platform"
begin
```

An implementation of the machine's types, defining register set and some observable machine state.

## 7.1 Types

```
datatype register =
    RO
  | R1
  | R2
  | R3
  | R4
  | R5
  | R6
  | R7
  | R8
  | R9
  | SL
  | FP
  | IP
  | SP
  | LR
  | LR_svc
  | FaultInstruction
  I CPSR
type_synonym machine_word = "word32"
initContext :: "(register * machine_word) list"
{\tt sanitiseRegister} \ :: \ "register \ \Rightarrow \ {\tt machine\_word} \ \Rightarrow \ {\tt machine\_word}"
definition
\texttt{"capRegister} \, \equiv \, \texttt{RO"}
definition
"msgInfoRegister \equiv R1"
"msgRegisters \equiv [R2 .e. R5]"
definition
"badgeRegister \equiv R0"
```

## 7.2 Machine State

Most of the machine state is left underspecified at this level. We know it exists, we will declare some interface functions, but at this level we do not have access to how this state is transformed or what effect it has on the machine.

```
typedecl machine_state_rest
```

The exclusive monitors state is observable in user mode. The type for this is the type used in the Cambridge HOL4 ARM model.

```
type\_synonym exclusive\_monitors = "(word32 \Rightarrow bool) list \times (word32 \times nat \Rightarrow bool)"
```

The full machine state is the state observable by the kernel plus the underspecified rest above. The observable parts are the interrupt controller (which IRQs are masked) and the memory of the machine. The latter is shadow state: kernel memory is kept in a separate, more abstract datatype; user memory is reflected down to the underlying memory of the machine.

```
record
```

```
machine_state =
  irq_masks :: "irq ⇒ bool"
  irq_state :: nat
  underlying_memory :: "word32 ⇒ word8"
  exclusive_state :: exclusive_monitors
  machine_state_rest :: machine_state_rest

consts irq_oracle :: "nat ⇒ word8"

The machine monad is used for operations on the state defined above.

type_synonym 'a machine_monad = "(machine_state, 'a) nondet_monad"

translations
  (type) "'c machine_monad" <= (type) "(machine_state, 'c) nondet_monad"

After kernel initialisation all IRQs are masked.

definition</pre>
```

```
"init_irq_masks \equiv \lambda_{-}. True"
The initial contents of the user-visible memory is 0.
definition
       init_underlying_memory :: "word32 ⇒ word8"
        "init_underlying_memory \equiv \lambda_{-}. 0"
The initial exclusive state is the same constant that clearExMonitor defaults it to.
consts default_exclusive_state :: exclusive_monitors
We leave open the underspecified rest of the machine state in the initial state.
definition
       init_machine_state :: machine_state where
    "init_machine_state \equiv ( irq_masks = init_irq_masks,
                                                                                                 irq_state = 0,
                                                                                                 underlying_memory = init_underlying_memory,
                                                                                                 exclusive_state = default_exclusive_state,
                                                                                                 machine_state_rest = undefined |)"
type_synonym hardware_asid = "word8"
definition
      {\tt HardwareASID} :: "hardware_asid" \Rightarrow hardware_asid"
where HardwareASID_def[simp]:
    "HardwareASID \equiv id"
definition
      fromHWASID :: "hardware_asid ⇒ hardware_asid"
      fromHWASID_def[simp]:
   \texttt{"fromHWASID} \, \equiv \, \texttt{id"}
\textbf{definition} \quad \texttt{fromHWASID\_update} \, :: \, \texttt{"(hardware\_asid} \, \Rightarrow \, \texttt{hardware\_asid}) \, \Rightarrow \, \texttt{hardware\_asid} \, 
where
      fromHWASID_update_def[simp]:
   "fromHWASID_update f y \equiv f y"
abbreviation (input)
      HardwareASID_trans :: "(word8) ⇒ hardware_asid" ("HardwareASID'_ (| fromHWASID= _ |)")
        "HardwareASID_ (| fromHWASID= v0 |) == HardwareASID v0"
datatype vmpage_size =
               ARMSmallPage
        | ARMLargePage
        | ARMSection
        | ARMSuperSection
datatype vmfault_type =
```

ARMDataAbort | ARMPrefetchAbort

pageBits :: "nat"

definition

## 7 ARM Machine Types

```
where
"pageBits ≡ 12"

definition
pageBitsForSize :: "vmpage_size ⇒ nat"
where
"pageBitsForSize x0≡ (case x0 of
        ARMSmallPage ⇒ 12
        | ARMLargePage ⇒ 16
        | ARMSection ⇒ 20
        | ARMSuperSection ⇒ 24
        )"
```

end

# 8 Machine Types

theory MachineTypes imports ARMMachineTypes begin

We select ARM based machine types by importing them above.

# 9 Kernel Events

```
{\bf theory} \ {\tt Event\_H}
\mathbf{imports} \texttt{ "../machine/MachineTypes"}
begin
These are the user-level and machine generated events the kernel reacts to.
datatype syscall =
    {\tt SysSend}
  | SysNBSend
  | SysCall
  | SysWait
  | SysReply
  | SysReplyWait
  | SysYield
datatype event =
    {\tt SyscallEvent\ syscall}
  | UnknownSyscall nat
  | UserLevelFault machine_word machine_word
  | Interrupt
  | VMFaultEvent vmfault_type
```

# 10 Common, Architecture-Specific Data Types

theory ARM\_Structs\_B
imports "~~/src/HOL/Main"
begin

 ${\bf datatype} \ {\tt arm\_vspace\_region\_use} \ {\tt =}$ 

ArmVSpaceUserRegion

- | ArmVSpaceInvalidRegion
- | ArmVSpaceKernelWindow
- | ArmVSpaceDeviceWindow

 $\quad \text{end} \quad$ 

# 11 ARM Machine Instantiation

## theory ARM\_Machine\_A imports "../../lib/WordSetup" "../../lib/wp/NonDetMonad" "../machine/ARMMachineTypes" begin

The specification is written with abstract type names for object references, user pointers, word-based data, cap references, and so on. This theory provides an instantiation of these names to concrete types for the ARM architecture. Other architectures may have slightly different instantations.

```
type_synonym obj_ref
                               = machine_word
type_synonym vspace_ref
                               = machine_word
                               = "12 word"
type_synonym data_offset
type_synonym data
                               = machine_word
type_synonym cap_ref
                               = "bool list"
type_synonym length_type
                               = machine_word
```

With the definitions above, most conversions between abstract type names boil down to just the identity function, some convert from word to nat and others between different word sizes using ucast.

```
definition
```

```
oref_to_data :: "obj_ref \Rightarrow data" where
  "oref_to_data \equiv id"
definition
  data_to_oref :: "data ⇒ obj_ref" where
  "data\_to\_oref \equiv id"
definition
  vref_to_data :: "vspace_ref \Rightarrow data" where
  "vref_to_data \equiv id"
definition
  data_to_vref :: "data ⇒ vspace_ref" where
  "data_to_vref \equiv id"
definition
 nat_to_len :: "nat ⇒ length_type" where
  "nat_to_len \equiv of_nat"
definition
                :: "data \Rightarrow nat" where
  data_to_nat
  "data_to_nat \equiv unat"
definition
  data_to_16
                :: "data \Rightarrow 16 word" where
  "data_to_16 \equiv ucast"
definition
  data_to_cptr :: "data ⇒ cap_ref" where
```

#### 11 ARM Machine Instantiation

```
"data_to_cptr ≡ to_bl"

definition
   data_offset_to_nat :: "data_offset ⇒ nat" where
   "data_offset_to_nat ≡ unat"

definition
   combine_aep_badges :: "data ⇒ data ⇒ data" where
   "combine_aep_badges ≡ bitOR"

definition
   combine_aep_msgs :: "data ⇒ data ⇒ data" where
   "combine_aep_msgs ≡ bitOR"
```

These definitions will be unfolded automatically in proofs.

```
lemmas data_convs [simp] =
  oref_to_data_def data_to_oref_def vref_to_data_def data_to_vref_def
  nat_to_len_def data_to_nat_def data_to_16_def data_to_cptr_def
  data_offset_to_nat_def
```

The following definitions provide architecture-dependent sizes such as the standard page size and capability size of the underlying machine.

#### definition

```
{\tt slot\_bits} :: nat where {\tt "slot\_bits} \equiv 4"
```

 $\quad \text{end} \quad$ 

# 12 Machine Accessor Functions

```
theory MiscMachine_A
imports ARM_Machine_A
begin
Miscellaneous definitions of constants used in modelling machine operations.
  nat\_to\_cref :: "nat \Rightarrow nat \Rightarrow cap\_ref" where
  "nat_to_cref ln n \equiv drop (word_bits - ln)
                                   (to_bl (of_nat n :: machine_word))"
type\_synonym user\_context = "register \Rightarrow data"
type_synonym 'a user_monad = "(user_context, 'a) nondet_monad"
definition
 \verb|"msg_info_register| \equiv \verb|msgInfoRegister||
definition
 "msg\_registers \equiv msgRegisters"
definition
 "cap_register \equiv capRegister"
definition
 "badge_register \equiv badgeRegister"
definition
"frame_registers \equiv frameRegisters"
definition
 \verb"gp_registers" \equiv \verb"gpRegisters"
definition
 \verb"exception_message \equiv \verb"exceptionMessage"
 "syscall_message \equiv syscallMessage"
definition
  new_context :: "user_context" where
  "new_context \equiv (\lambdar. 0) (CPSR := 0x150)"
definition
  {\tt get\_register} \ :: \ {\tt "register} \ \Rightarrow \ {\tt data} \ {\tt user\_monad"} \ {\tt where}
  "get_register r \equiv gets (\lambdauc. uc r)"
  set\_registers :: "(register \Rightarrow data) \Rightarrow unit user\_monad" where
  "set\_registers \equiv put"
  \mathtt{set\_register} \ :: \ \mathtt{"register} \ \Rightarrow \ \mathtt{data} \ \Rightarrow \ \mathtt{unit} \ \mathtt{user\_monad"} \ \mathbf{where}
  "set_register r v \equiv modify (\lambdauc. uc (r := v))"
end
```

# 13 Error and Fault Messages

```
theory ExceptionTypes_A imports MiscMachine_A begin
```

There are two types of exceptions that can occur in the kernel: faults and errors. Faults are reported to the user's fault handler. Errors are reported to the user directly.

Capability lookup failures can be be either fault or error, depending on context.

```
datatype lookup_failure
     = InvalidRoot
     | MissingCapability nat
     | DepthMismatch nat nat
     | GuardMismatch nat "bool list"
datatype fault
         = CapFault word32 bool lookup_failure
         | VMFault data "data list"
         | UnknownSyscallException data
         | UserException data data
datatype syscall_error
         = InvalidArgument nat
         | InvalidCapability nat
         | IllegalOperation
         | RangeError data data
         | AlignmentError
         | FailedLookup bool lookup_failure
         | TruncatedMessage
         | DeleteFirst
         | RevokeFirst
         | NotEnoughMemory data
```

Preemption in the system is caused by the arrival of hardware interrupts which are tagged with their hardware IRQ.

```
datatype interrupt = Interrupted irq
```

Create a message from a system-call failure to be returned to the thread attempting the operation that failed.

```
primrec
   msg_from_lookup_failure :: "lookup_failure ⇒ data list"
where
   "msg_from_lookup_failure InvalidRoot = [1]"
| "msg_from_lookup_failure (MissingCapability n) = [2, of_nat n]"
| "msg_from_lookup_failure (DepthMismatch n m) = [3, of_nat n, of_nat m]"
| "msg_from_lookup_failure (GuardMismatch n g) = [4, of_nat n, of_bl g, of_nat (size g)]"

primrec
   msg_from_syscall_error :: "syscall_error ⇒ (data × data list)"
where
   "msg_from_syscall_error (InvalidArgument n) = (1, [of_nat n])"
```

### 13 Error and Fault Messages

# 14 Access Rights

theory CapRights\_A

```
imports "~~/src/HOL/Main"
begin
The possible access-control rights that exist in the system. Note that some rights are synonyms for
{\bf data type \ rights = AllowRead \ | \ AllowWrite \ | \ AllowGrant}
definition
  "AllowSend \equiv AllowWrite"
definition
  \texttt{"AllowRecv} \equiv \texttt{AllowRead"}
definition
  "CanModify \equiv AllowWrite"
Cap rights are just a set of access rights
type_synonym cap_rights = "rights set"
The set of all rights:
definition
  all_rights :: cap_rights
 "all_rights \equiv UNIV"
\mathbf{end}
```

# 15 ARM-Specific Virtual-Memory Rights

```
theory ARM_VMRights_A imports CapRights_A begin
```

This theory provides architecture-specific definitions and datatypes for virtual-memory support.

## 15.1 Architecture-specific virtual memory

```
Page access rights.

type_synonym vm_rights = cap_rights

definition
    vm_kernel_only :: vm_rights where
    "vm_kernel_only \equiv {}"

definition
    vm_read_only :: vm_rights where
    "vm read_only \equiv {AllowRead}"
```

"vm\_read\_only :: vm\_rights where
"vm\_read\_only \equiv {AllowRead}"
efinition

vm\_read\_write :: vm\_rights where
"vm\_read\_write \equiv {AllowRead, AllowWrite}"

Note that only the above combinations of virtual-memory rights are permitted. We introduce the following definitions to reflect this fact: The predicate valid\_vm\_rights holds iff a given set of rights is valid (i.e., a permitted combination). The function validate\_vm\_rights takes an arbitrary set of rights and returns the largest permitted subset.

#### definition

end

# 16 ARM-Specific Data Types

```
theory ARM_Structs_A
imports
   "../design/ARM_Structs_B"
   ExceptionTypes_A
   ARM_VMRights_A
begin
```

This theory provides architecture-specific definitions and datatypes including architecture-specific capabilities and objects.

## 16.1 Architecture-specific virtual memory

```
An ASID is simply a word.

type_synonym asid = "word32"

datatype vm_attribute = ParityEnabled | PageCacheable | Global | XNever type_synonym vm_attributes = "vm_attribute set"
```

## 16.2 Architecture-specific capabilities

The ARM kernel supports capabilities for ASID pools and an ASID controller capability, along with capabilities for page directories, page tables, and page mappings.

```
datatype arch_cap =
   ASIDPoolCap obj_ref asid
 | ASIDControlCap
 | PageCap obj_ref cap_rights vmpage_size "(asid * vspace_ref) option"
 | PageTableCap obj_ref "(asid * vspace_ref) option"
 | PageDirectoryCap obj_ref "asid option"
  is_page_cap :: "arch_cap ⇒ bool" where
  "is_page_cap c \equiv \exists x0 \ x1 \ x2 \ x3. c = PageCap x0 x1 x2 x3"
  asid_high_bits :: nat where
  "asid_high_bits \equiv 8"
definition
  asid_low_bits :: nat where
  "asid_low_bits \equiv 10 :: nat"
definition
  asid_bits :: nat where
  "asid_bits \equiv 18 :: nat"
```

## 16.3 Architecture-specific objects

This section gives the types and auxiliary definitions for the architecture-specific objects: a page directory entry (pde) contains either an invalid entry, a page table reference, a section reference, or a

super-section reference; a page table entry contains either an invalid entry, a large page, or a small page mapping; finally, an architecture-specific object is either an ASID pool, a page table, a page directory, or a data page used to model user memory.

```
datatype pde =
   InvalidPDE
 | PageTablePDE obj_ref vm_attributes machine_word
 | SectionPDE obj_ref vm_attributes machine_word cap_rights
 | SuperSectionPDE obj_ref vm_attributes cap_rights
datatype pte =
   InvalidPTE
 | LargePagePTE obj_ref vm_attributes cap_rights
 | SmallPagePTE obj_ref vm_attributes cap_rights
datatype arch_kernel_obj =
   ASIDPool "10 word → obj_ref"
 | PageTable "word8 ⇒ pte"
 | PageDirectory "12 word ⇒ pde"
 | DataPage vmpage_size
primrec
  arch_obj_size :: "arch_cap ⇒ nat"
where
  "arch_obj_size (ASIDPoolCap p as) = pageBits"
| "arch_obj_size ASIDControlCap = 0"
| "arch_obj_size (PageCap x rs sz as4) = pageBitsForSize sz"
| "arch_obj_size (PageDirectoryCap x as2) = 14"
| "arch_obj_size (PageTableCap x as3) = 10"
primrec
  arch_kobj_size :: "arch_kernel_obj \Rightarrow nat"
where
  "arch_kobj_size (ASIDPool p) = pageBits"
| "arch_kobj_size (PageTable pte) = 10"
| "arch_kobj_size (PageDirectory pde) = 14"
| "arch_kobj_size (DataPage sz) = pageBitsForSize sz"
primrec
 aobj_ref :: "arch_cap → obj_ref"
where
  "aobj_ref (ASIDPoolCap p as) = Some p"
| "aobj_ref ASIDControlCap = None"
| "aobj_ref (PageCap x rs sz as4) = Some x"
| "aobj_ref (PageDirectoryCap x as2) = Some x"
| "aobj_ref (PageTableCap x as3) = Some x"
primrec
  acap\_rights :: "arch\_cap \Rightarrow cap\_rights"
 "acap_rights (PageCap x rs sz as) = rs"
  acap\_rights\_update :: "cap\_rights \Rightarrow arch\_cap \Rightarrow arch\_cap" where
 "acap_rights_update rs ac \equiv case ac of
    PageCap x rs'sz as \Rightarrow PageCap x (validate_vm_rights rs) sz as
                         \Rightarrow ac"
```

# 16.4 Architecture-specific object types and default objects

```
datatype
  aobject_type =
    SmallPageObj
  | LargePageObj
  | SectionObj
  | SuperSectionObj
  | PageTableObj
  | PageDirectoryObj
  | ASIDPoolObj
definition
  arch_default_cap :: "aobject_type \Rightarrow obj_ref \Rightarrow nat \Rightarrow arch_cap" where
 "arch_default_cap tp r n \equiv case tp of
  {\tt SmallPageObj} \ \Rightarrow \ {\tt PageCap} \ {\tt r} \ {\tt vm\_read\_write} \ {\tt ARMSmallPage} \ {\tt None}
  | LargePageObj ⇒ PageCap r vm_read_write ARMLargePage None
  | SectionObj \Rightarrow PageCap r vm_read_write ARMSection None
  | SuperSectionObj \Rightarrow PageCap r vm_read_write ARMSuperSection None
  | PageTableObj \Rightarrow PageTableCap r None
  | PageDirectoryObj ⇒ PageDirectoryCap r None
  | ASIDPoolObj \Rightarrow ASIDPoolCap r 0"
definition
  default\_arch\_object :: "aobject\_type \Rightarrow nat \Rightarrow arch\_kernel\_obj" where
 "default_arch_object tp n \equiv case tp of
    SmallPageObj \Rightarrow DataPage ARMSmallPage
  | LargePageObj \Rightarrow DataPage ARMLargePage
  | SectionObj \Rightarrow DataPage ARMSection
  | SuperSectionObj \Rightarrow DataPage ARMSuperSection
  | PageTableObj \Rightarrow PageTable (\lambdax. InvalidPTE)
  | PageDirectoryObj \Rightarrow PageDirectory (\lambdax. InvalidPDE)
  | ASIDPoolObj \Rightarrow ASIDPool (\lambda_. None)"
type_synonym hw_asid = word8
type_synonym arm_vspace_region_uses = "vspace_ref ⇒ arm_vspace_region_use"
```

# 16.5 Architecture-specific state

The architecture-specific state for the ARM model consists of a reference to the globals page (arm\_globals\_frame), the first level of the ASID table (arm\_asid\_table), a map from hardware ASIDs to seL4 ASIDs (arm\_hwasid\_table), the next hardware ASID to preempt (arm\_next\_asid), the inverse map from seL4 ASIDs to hardware ASIDs (first component of arm\_asid\_map), and the address of the page directory and page tables mapping the shared address space, along with a description of this space (arm\_global\_pd, arm\_global\_pts, and arm\_kernel\_vspace respectively).

Hardware ASIDs are only ever associated with seL4 ASIDs that have a currently active page directory. The second component of arm\_asid\_map values is the address of that page directory.

```
record arch_state =
  arm_globals_frame :: obj_ref
  arm_asid_table :: "word8 \rightarrow obj_ref"
  arm_hwasid_table :: "hw_asid \rightarrow asid"
  arm_next_asid :: hw_asid
  arm_asid_map :: "asid \rightarrow (hw_asid \times obj_ref)"
  arm_global_pd :: obj_ref
  arm_global_pts :: "obj_ref list"
```

# 16 ARM-Specific Data Types

"pt\_bits  $\equiv$  pageBits - 2"

```
arm_kernel_vspace :: arm_vspace_region_uses
definition
  pd_bits :: "nat" where
  "pd_bits \equiv pageBits + 2"
definition
  pt_bits :: "nat" where
```

 $\mathbf{end}$ 

# 17 Machine Operations

```
theory MachineOps
imports
  "../../lib/WordSetup"
  "../../lib/wp/NonDetMonad"
  MachineTypes
begin
```

# 17.1 Wrapping and Lifting Machine Operations

Most of the machine operations below work on the underspecified part of the machine state machine\_state\_rest and cannot fail. We could express the latter by type (leaving out the failure flag), but if we later wanted to implement them, we'd have to set up a new hoare-logic framework for that type. So instead, we provide a wrapper for these operations that explicitly ignores the fail flag and sets it to False. Similarly, these operations never return an empty set of follow-on states, which would require the operation to fail. So we explicitly make this (non-existing) case a null operation.

All this is done only to avoid a large number of axioms (2 for each operation).

```
definition
  ignore_failure :: "('s,unit) nondet_monad \Rightarrow ('s,unit) nondet_monad"
  where
  "ignore_failure f \equiv
  \lambda s. if fst (f s) = {} then ({((),s)},False) else (fst (f s), False)"
The wrapper doesn't do anything for usual operations:
lemma failure_consistent:
  "\llbracket empty_fail f; no_fail \intercal f \rrbracket \Longrightarrow ignore_failure f = f"
And it has the desired properties
lemma ef_ignore_failure [simp]:
  "empty_fail (ignore_failure f)"
lemma no_fail_ignore_failure [simp, intro!]:
  "no_fail ⊤ (ignore_failure f)"
type_synonym 'a machine_rest_monad = "(machine_state_rest, 'a) nondet_monad"
definition
 machine\_rest\_lift :: "'a machine\_rest\_monad <math>\Rightarrow 'a machine\_monad"
where
  "machine_rest_lift f \equiv do
    mr \( \text{gets machine_state_rest;} \)
    (r, mr') ← select_f (f mr);
    modify (\lambdas. s (| machine_state_rest := mr' |);
    return r
lemma ef_machine_rest_lift [simp, intro!]:
```

```
"empty_fail f \improx empty_fail (machine_rest_lift f)"
lemma no_fail_machine_state_rest [intro!]:
  "no_fail P f \Longrightarrow no_fail (P o machine_state_rest) (machine_rest_lift f)"
lemma no_fail_machine_state_rest_T [simp, intro!]:
  "no_fail \top f \Longrightarrow no_fail \top (machine_rest_lift f)"
definition
  "machine_op_lift = machine_rest_lift o ignore_failure"
17.2 The Operations
consts
 memory_regions :: "(paddr × paddr) list"
  device_regions :: "(paddr × paddr) list"
definition
  getMemoryRegions :: "(paddr * paddr) list machine_monad"
  where "getMemoryRegions ≡ return memory_regions"
consts
  getDeviceRegions_impl :: "unit machine_rest_monad"
  {\tt getDeviceRegions\_val} \ :: \ {\tt "machine\_state} \ \Rightarrow \ ({\tt paddr} \ * \ {\tt paddr}) \ {\tt list"}
definition
  getDeviceRegions :: "(paddr * paddr) list machine_monad"
where
  "getDeviceRegions \equiv return device\_regions"
consts
  getKernelDevices_impl :: "unit machine_rest_monad"
  getKernelDevices\_val :: "machine\_state <math>\Rightarrow (paddr * machine\_word) list"
definition
  getKernelDevices :: "(paddr * machine_word) list machine_monad"
where
  "getKernelDevices \equiv do
    machine_op_lift getKernelDevices_impl;
    gets getKernelDevices_val
  od"
definition
  loadWord :: "machine_word \Rightarrow machine_word machine_monad"
  where "loadWord p \equiv do m \leftarrow gets underlying_memory;
                           assert (p && mask 2 = 0);
                           return (word_rcat [m (p + 3), m (p + 2), m (p + 1), m p])
definition
  storeWord :: "machine_word \Rightarrow machine_word \Rightarrow unit machine_monad"
  where "storeWord p w \equiv do
                               assert (p && mask 2 = 0);
                               modify (underlying_memory_update (\lambdam.
                                          m(p := word_rsplit w ! 3,
                                            p + 1 := word_rsplit w ! 2,
```

```
p + 2 := word_rsplit w ! 1,
                                              p + 3 := word_rsplit w ! 0)))
                            od"
lemma loadWord_storeWord_is_return:
  "p && mask 2 = 0 \Longrightarrow (do w \leftarrow loadWord p; storeWord p w od) = return ()"
This instruction is required in the simulator, only.
definition
  \verb|storeWordVM| :: "machine_word| \Rightarrow \verb|machine_word| \Rightarrow \verb|unit| machine_monad||
  where "storeWordVM w p \equiv return ()"
consts
  configureTimer_impl :: "unit machine_rest_monad"
  {\tt configureTimer\_val} \ :: \ "{\tt machine\_state} \ \Rightarrow \ {\tt irq"}
definition
  configureTimer :: "irq machine_monad"
where
  "configureTimer \equiv do
    machine_op_lift configureTimer_impl;
    gets configureTimer_val
  od"
consts
  initTimer_impl :: "unit machine_rest_monad"
definition
  initTimer :: "unit machine_monad"
where "initTimer \equiv machine_op_lift initTimer_impl"
  resetTimer_impl :: "unit machine_rest_monad"
definition
  resetTimer :: "unit machine_monad"
where "resetTimer = machine_op_lift resetTimer_impl"
consts
  setCurrentPD\_impl :: "paddr \Rightarrow unit machine\_rest\_monad"
definition
  setCurrentPD :: "paddr \Rightarrow unit machine_monad"
where "setCurrentPD pd \equiv machine_op_lift (setCurrentPD_impl pd)"
consts
  \tt setHardwareASID\_impl :: "hardware\_asid \Rightarrow unit machine\_rest\_monad"
definition
  \tt setHardwareASID:: "hardware\_asid \Rightarrow unit machine\_monad"
where "setHardwareASID a \equiv machine_op_lift (setHardwareASID_impl a)"
  isb_impl :: "unit machine_rest_monad"
definition
  isb :: "unit machine_monad"
```

```
where "isb \equiv machine_op_lift isb_impl"
consts
  dsb_impl :: "unit machine_rest_monad"
definition
  dsb :: "unit machine_monad"
where "dsb \equiv machine_op_lift dsb_impl"
consts
  dmb_impl :: "unit machine_rest_monad"
definition
  dmb :: "unit machine_monad"
where "dmb \equiv machine_op_lift dmb_impl"
consts
  invalidateTLB_impl :: "unit machine_rest_monad"
definition
  invalidateTLB :: "unit machine_monad"
where "invalidateTLB \equiv machine_op_lift invalidateTLB_impl"
consts
  invalidateTLB\_ASID\_impl :: "hardware\_asid <math>\Rightarrow unit machine\_rest\_monad"
definition
  invalidateTLB_ASID :: "hardware_asid \Rightarrow unit machine_monad"
where "invalidateTLB_ASID a \equiv machine_op_lift (invalidateTLB_ASID_impl a)"
consts
  invalidateTLB_VAASID_impl :: "machine_word \Rightarrow unit machine_rest_monad"
definition
  invalidate TLB\_VAASID :: "machine\_word \Rightarrow unit machine\_monad"
where "invalidateTLB_VAASID w \equiv machine_op_lift (invalidateTLB_VAASID_impl w)"
consts
  cleanByVA\_impl :: "machine\_word <math>\Rightarrow paddr \Rightarrow unit machine\_rest\_monad"
definition
  cleanByVA :: "machine_word \Rightarrow paddr \Rightarrow unit machine_monad"
where "cleanByVA w p = machine_op_lift (cleanByVA_impl w p)"
consts
  \verb|cleanByVA_PoU_impl|:: "machine_word| \Rightarrow \verb|paddr| \Rightarrow \verb|unit| machine_rest_monad"|
definition
  {\tt cleanByVA\_PoU} \ :: \ {\tt "machine\_word} \ \Rightarrow \ {\tt paddr} \ \Rightarrow \ {\tt unit} \ {\tt machine\_monad"}
where "cleanByVA_PoU w p \equiv machine_op_lift (cleanByVA_PoU_impl w p)"
consts
  invalidateByVA_impl :: "machine_word \Rightarrow paddr \Rightarrow unit machine_rest_monad"
  invalidateByVA :: "machine_word \Rightarrow paddr \Rightarrow unit machine_monad"
where "invalidateByVA w p \equiv machine_op_lift (invalidateByVA_impl w p)"
consts
  invalidateByVA_I_impl :: "machine_word \Rightarrow paddr \Rightarrow unit machine_rest_monad"
```

```
definition
  invalidateByVA\_I :: "machine\_word \Rightarrow paddr \Rightarrow unit machine\_monad"
where "invalidateByVA_I w p \equiv machine_op_lift (invalidateByVA_I_impl w p)"
  invalidate_I_PoU_impl :: "unit machine_rest_monad"
definition
  invalidate_I_PoU :: "unit machine_monad"
where "invalidate_I_PoU = machine_op_lift invalidate_I_PoU_impl"
  \texttt{cleanInvalByVA\_impl} \; :: \; \texttt{"machine\_word} \; \Rightarrow \; \texttt{paddr} \; \Rightarrow \; \texttt{unit machine\_rest\_monad"}
definition
  {\tt cleanInvalByVA} \ :: \ {\tt "machine\_word} \ \Rightarrow \ {\tt paddr} \ \Rightarrow \ {\tt unit} \ {\tt machine\_monad"}
where "cleanInvalByVA w p \equiv machine_op_lift (cleanInvalByVA_impl w p)"
  branchFlush\_impl :: "machine\_word \Rightarrow paddr \Rightarrow unit machine\_rest\_monad"
definition
  branchFlush :: "machine\_word \Rightarrow paddr \Rightarrow unit machine\_monad"
where "branchFlush w p \equiv machine_op_lift (branchFlush_impl w p)"
  clean_D_PoU_impl :: "unit machine_rest_monad"
definition
  clean_D_PoU :: "unit machine_monad"
where "clean_D_PoU \equiv machine_op_lift clean_D_PoU_impl"
  cleanInvalidate_D_PoC_impl :: "unit machine_rest_monad"
definition
  cleanInvalidate_D_PoC :: "unit machine_monad"
where "cleanInvalidate_D_PoC = machine_op_lift cleanInvalidate_D_PoC_impl"
consts
  \texttt{cleanInvalidateL2Range\_impl} \ :: \ \texttt{"paddr} \ \Rightarrow \ \texttt{paddr} \ \Rightarrow \ \texttt{unit machine\_rest\_monad"}
definition
  \texttt{cleanInvalidateL2Range} \; :: \; \texttt{"paddr} \; \Rightarrow \; \texttt{paddr} \; \Rightarrow \; \texttt{unit machine\_monad"}
where "cleanInvalidateL2Range w p \equiv machine_op_lift (cleanInvalidateL2Range_impl w p)"
consts
  invalidateL2Range_impl :: "paddr \Rightarrow paddr \Rightarrow unit machine_rest_monad"
  invalidateL2Range :: "paddr \Rightarrow paddr \Rightarrow unit machine_monad"
where "invalidateL2Range w p \equiv machine_op_lift (invalidateL2Range_impl w p)"
consts
  \texttt{cleanL2Range\_impl} \; :: \; \texttt{"paddr} \; \Rightarrow \; \texttt{paddr} \; \Rightarrow \; \texttt{unit machine\_rest\_monad"}
definition
  cleanL2Range :: "paddr \Rightarrow paddr \Rightarrow unit machine_monad"
where "cleanL2Range w p \equiv machine_op_lift (cleanL2Range_impl w p)"
consts
  initL2Cache_impl :: "unit machine_rest_monad"
definition
  initL2Cache :: "unit machine_monad"
where "initL2Cache \equiv machine_op_lift initL2Cache_impl"
```

```
definition
  clearExMonitor :: "unit machine_monad"
where "clearExMonitor \equiv modify (\lambdas. s (| exclusive_state := default_exclusive_state |))"
  flushBTAC_impl :: "unit machine_rest_monad"
definition
  flushBTAC :: "unit machine_monad"
where "flushBTAC = machine_op_lift flushBTAC_impl"
  writeContextID_impl :: "unit machine_rest_monad"
definition
 writeContextID :: "unit machine_monad"
where "writeContextID \equiv machine_op_lift writeContextID_impl"
lemmas cache_machine_op_defs = isb_def dsb_def dmb_def writeContextID_def flushBTAC_def
                                 clearExMonitor_def cleanL2Range_def invalidateL2Range_def
                                 cleanInvalidateL2Range_def cleanInvalidate_D_PoC_def
                                 clean_D_PoU_def branchFlush_def cleanInvalByVA_def
                                 invalidate\_I\_PoU\_def\ invalidateByVA\_I\_def\ invalidateByVA\_def
                                 cleanByVA_PoU_def cleanByVA_def invalidateTLB_VAASID_def
                                 invalidate TLB\_ASID\_def\ invalidate TLB\_def
consts
  IFSR\_val :: "machine\_state \Rightarrow machine\_word"
  DFSR_val :: "machine_state \Rightarrow machine_word"
 FAR_val :: "machine_state \Rightarrow machine_word"
definition
  getIFSR :: "machine_word machine_monad"
  where "getIFSR \equiv gets IFSR_val"
definition
  getDFSR :: "machine_word machine_monad"
  where "getDFSR \equiv gets DFSR_val"
definition
  getFAR :: "machine_word machine_monad"
  where "getFAR \equiv gets FAR_val"
definition
  debugPrint :: "unit list ⇒ unit machine_monad"
  debugPrint_def[simp]:
 "debugPrint \equiv \lambdamessage. return ()"
— Interrupt controller operations
getActiveIRQ is now derministic. It 'updates' the irq state to the reflect the passage of time since last
the irq was gotten, then it gets the active IRQ (if there is one).
definition
  getActiveIRQ :: "(irq option) machine_monad"
where
  "getActiveIRQ \equiv do
    is_masked ← gets $ irq_masks;
    modify (\lambdas. s (| irq_state := irq_state s + 1 |));
    active_irq ← gets $ irq_oracle ∘ irq_state;
```

```
if is_masked active_irq \times active_irq = 0xFF
    then return None
    else return ((Some active_irq) :: irq option)
  od"
definition
  maskInterrupt :: "bool <math>\Rightarrow irq \Rightarrow unit machine\_monad"
where
  "maskInterrupt m irq =
  modify (\lambdas. s (| irq_masks := (irq_masks s) (irq := m) |)"
Does nothing on imx31
definition
  ackInterrupt :: "irq \Rightarrow unit machine_monad"
  "ackInterrupt \equiv \lambdairq. return ()"
definition
  lineStart :: "machine_word ⇒ machine_word"
where
  "lineStart addr = (addr >> cacheLineBits) << cacheLineBits"
Performs the given operation on every cache line that intersects the supplied range.
definition
  cacheRangeOp :: "(machine\_word \Rightarrow paddr \Rightarrow unit machine\_monad)
                    \Rightarrow machine_word \Rightarrow machine_word \Rightarrow paddr \Rightarrow unit machine_monad"
where
  "cacheRangeOp operation vstart vend pstart \equiv
    let pend = pstart + (vend - vstart);
         vptrs = [lineStart vstart, lineStart vstart + of_nat cacheLine .e. lineStart vend];
         pptrs = [lineStart pstart, lineStart pstart + of_nat cacheLine .e. lineStart pend]
    in mapM_x (\lambda(v, p). operation v p) (zip vptrs pptrs)"
definition
  \verb|cleanCacheRange_PoC|: "machine_word| \Rightarrow \verb|machine_word| \Rightarrow \verb|paddr| \Rightarrow \verb|unit| machine_monad|"
where
  "cleanCacheRange_PoC vstart vend pstart \equiv cacheRangeOp cleanByVA vstart vend pstart"
definition
  \verb|cleanInvalidateCacheRange_RAM| :: "machine_word \Rightarrow \verb|machine_word| \Rightarrow \verb|paddr| \Rightarrow \verb|unit machine_monad|"|
where
  "cleanInvalidateCacheRange_RAM vstart vend pstart \equiv do
    cleanCacheRange_PoC vstart vend pstart;
    cleanInvalidateL2Range pstart (pstart + (vend - vstart));
    cacheRangeOp cleanInvalByVA vstart vend pstart;
    dsb
  od"
definition
  \verb|cleanCacheRange_RAM| :: \verb|machine_word| \Rightarrow \verb|machine_word| \Rightarrow \verb|paddr| \Rightarrow \verb|unit| \verb|machine_monad||
  "cleanCacheRange_RAM vstart vend pstart \equiv do
    cleanCacheRange_PoC vstart vend pstart;
    cleanL2Range pstart (pstart + (vend - vstart))
  od"
```

```
definition
  \texttt{cleanCacheRange\_PoU} \ :: \ \texttt{"machine\_word} \ \Rightarrow \ \texttt{machine\_word} \ \Rightarrow \ \texttt{paddr} \ \Rightarrow \ \texttt{unit} \ \texttt{machine\_monad"}
  "cleanCacheRange_PoU vstart vend pstart \equiv cacheRangeOp cleanByVA_PoU vstart vend pstart"
definition
  invalidateCacheRange\_RAM :: "machine\_word <math>\Rightarrow machine\_word \Rightarrow paddr \Rightarrow unit machine\_monad"
  "invalidateCacheRange_RAM vstart vend pstart \equiv do
    when (vstart \neq lineStart vstart) $
         cleanCacheRange_RAM vstart vstart pstart;
    when (vend + 1 \neq lineStart (vend + 1)) $
         cleanCacheRange_RAM (lineStart vend) (lineStart vend)
             (pstart + ((lineStart vend) - vstart));
    invalidateL2Range pstart (pstart + (vend - vstart));
    cacheRangeOp invalidateByVA vstart vend pstart;
  od"
  invalidateCacheRange_I :: "machine_word <math>\Rightarrow machine_word \Rightarrow paddr \Rightarrow unit machine_monad"
  "invalidateCacheRange_I vstart vend pstart = cacheRangeOp invalidateByVA_I vstart vend pstart"
definition
  \verb|branchFlushRange| :: "machine_word \Rightarrow \verb|machine_word| \Rightarrow \verb|paddr| \Rightarrow \verb|unit| machine_monad|"
  "branchFlushRange vstart vend pstart \equiv cacheRangeOp branchFlush vstart vend pstart"
  cleanCaches_PoU :: "unit machine_monad"
  "cleanCaches_PoU \equiv do
    dsb;
    clean_D_PoU;
    dsb;
    invalidate_I_PoU;
    dsb
  od"
  cleanInvalidateL1Caches :: "unit machine_monad"
  "cleanInvalidateL1Caches \equiv do
    dsb:
    cleanInvalidate_D_PoC;
    dsb:
    invalidate_I_PoU;
    dsb
  od"
```

# 17.3 Memory Clearance

```
Clear memory contents to recycle it as user memory
```

```
definition
```

```
clearMemory :: "machine_word \Rightarrow nat \Rightarrow unit machine_monad" where
```

```
"clearMemory ptr bytelength ≡
  do mapM_x (λp. storeWord p 0) [ptr, ptr + word_size .e. ptr + (of_nat bytelength) - 1];
    cleanCacheRange_PoU ptr (ptr + of_nat bytelength - 1) (addrFromPPtr ptr)
  od"

definition
  clearMemoryVM :: "machine_word ⇒ nat ⇒ unit machine_monad"
  where
  "clearMemoryVM ptr bits ≡ return ()"
```

Initialize memory to be used as user memory. Note that zeroing out the memory is redundant in the specifications. In any case, we cannot abstract from the call to cleanCacheRange, which appears in the implementation.

```
abbreviation (input) "initMemory == clearMemory"
```

Free memory that had been initialized as user memory. While freeing memory is a no-op in the implementation, we zero out the underlying memory in the specifications to avoid garbage. If we know that there is no garbage, we can compute from the implementation state what the exact memory content in the specifications is.

### definition

```
freeMemory :: "machine_word \Rightarrow nat \Rightarrow unit machine_monad" where "freeMemory ptr bits \equiv mapM_x (\lambdap. storeWord p 0) [ptr, ptr + word_size .e. ptr + 2 ^ bits - 1]"
```

## 17.4 User Monad

```
type_synonym user_context = "register ⇒ machine_word"
type_synonym 'a user_monad = "(user_context, 'a) nondet_monad"
translations
  (type) "'a user_monad" <= (type) "(register ⇒ machine_word, 'a) nondet_monad"</pre>
definition
  getRegister :: "register ⇒ machine_word user_monad"
where
  "getRegister r \equiv gets (\lambdauc. uc r)"
definition
  setRegister :: "register \Rightarrow machine_word \Rightarrow unit user_monad"
  "setRegister r v \equiv modify (\lambdauc. uc (r := v))"
definition
  "getRestartPC \equiv getRegister FaultInstruction"
definition
  "setNextPC \equiv setRegister LR_svc"
end
```

# 18 Basic Data Structures

```
theory Structures_A
imports
  ARM_Structs_A
  "../machine/MachineOps"
begin
User mode can request these objects to be created by retype:
datatype apiobject_type =
    Untyped
  | TCBObject
  | EndpointObject
  | AsyncEndpointObject
  | CapTableObject
  | ArchObject aobject_type
```

These allow more informative type signatures for IPC operations.

```
type_synonym badge = data
type_synonym msg_label = data
type_synonym message = data
```

This type models referees to capability slots. The first element of the tuple points to the object the capability is contained in. The second element is the index of the slot inside a slot-containing object. The default slot-containing object is a cnode, thus the name cnode\_index.

```
type_synonym cnode_index = "bool list"
type_synonym cslot_ptr = "obj_ref × cnode_index"
```

Capabilities. Capabilities represent explicit authority to perform some action and are required for all system calls. Capabilities to Endpoint, AsyncEndpoint, Thread and CNode objects allow manipulation of standard kernel objects. Untyped capabilities allow the creation and removal of kernel objects from a memory region. Reply capabilities allow sending a one-off message to a thread waiting for a reply. IRQHandler and IRQControl caps allow a user to configure the way interrupts on one or all IRQs are handled. Capabilities to architecture-specific facilities are provided through the arch\_cap type. Null capabilities are the contents of empty capability slots; they confer no authority and can be freely replaced. Zombie capabilities are stored when the deletion of CNode and Thread objects is partially completed; they confer no authority but cannot be replaced until the deletion is finished.

```
datatype cap
         = NullCap
         | UntypedCap obj_ref nat nat
            — pointer, size in bits (i.e. size = 2^bits) and freeIndex (i.e. freeRef = obj_ref + (freeIndex
* 2^4))
         | EndpointCap obj_ref badge cap_rights
         | AsyncEndpointCap obj_ref badge cap_rights
         | ReplyCap obj_ref bool
         | CNodeCap obj_ref nat "bool list"
             - CNode ptr, number of bits translated, guard
         | ThreadCap obj_ref
         | DomainCap
         | IRQControlCap
         | IRQHandlerCap irq
```

```
| Zombie obj_ref "nat option" nat
  — cnode ptr * nat + tcb or cspace ptr
| ArchObjectCap arch_cap
```

The CNode object is an array of capability slots. The domain of the function will always be the set of boolean lists of some specific length. Empty slots contain a Null capability.

```
type_synonym cnode_contents = "cnode_index ⇒ cap option"
```

Various access functions for the cap type are defined for convenience.

```
the_cnode_cap :: "cap \Rightarrow obj_ref \times nat \times bool list" where
  "the_cnode_cap cap \equiv
  case cap of
    CNodeCap oref bits guard \Rightarrow (oref, bits, guard)"
  the_arch_cap :: "cap \Rightarrow arch_cap" where
  "the_arch_cap cap \equiv case cap of ArchObjectCap a \Rightarrow a"
primrec
  cap_ep_badge :: "cap ⇒ badge"
where
  "cap_ep_badge (EndpointCap _ badge _) = badge"
| "cap_ep_badge (AsyncEndpointCap _ badge _) = badge"
primrec
  cap_ep_tr :: "cap \Rightarrow badge"
where
  "cap_ep_ptr (EndpointCap obj_ref _ _) = obj_ref"
| "cap_ep_ptr (AsyncEndpointCap obj_ref _ _) = obj_ref"
definition
  bits_of :: "cap \Rightarrow nat" where
  "bits_of cap \equiv case cap of
    {\tt UntypedCap \_ bits \_ \Rightarrow bits}
  | CNodeCap _ radix_bits _ \Rightarrow radix_bits"
definition
  free_index_of :: "cap \Rightarrow nat" where
  "free_index_of cap \equiv case cap of
    UntypedCap _ _ free_index ⇒ free_index"
definition
  is\_reply\_cap :: "cap \Rightarrow bool" where
  "is_reply_cap cap \equiv case cap of ReplyCap \_ m \Rightarrow \neg m \mid \_ \Rightarrow False"
definition
  is_master_reply_cap :: "cap \Rightarrow bool" where
  "is_master_reply_cap cap \equiv case cap of ReplyCap \_ m \Rightarrow m | \_ \Rightarrow False"
definition
  is_zombie :: "cap \Rightarrow bool" where
  "is_zombie cap \equiv case cap of Zombie _ _ _ \Rightarrow True | _ \Rightarrow False"
definition
  is\_arch\_cap :: "cap \Rightarrow bool" where
  "is_arch_cap cap \equiv case cap of ArchObjectCap \_\Rightarrow True | \_ \Rightarrow False"
```

where

fun is\_cnode\_cap :: "cap ⇒ bool"

```
"is_cnode_cap (CNodeCap _ _ _) = True"
| "is_cnode_cap _
                                  = False"
fun is\_thread\_cap :: "cap \Rightarrow bool"
  "is_thread_cap (ThreadCap _) = True"
| "is_thread_cap _
fun is\_domain\_cap :: "cap <math>\Rightarrow bool"
 "is_domain_cap DomainCap = True"
| "is_domain_cap _ = False"
fun is\_untyped\_cap :: "cap <math>\Rightarrow bool"
where
 "is_untyped_cap (UntypedCap _ _ _) = True"
| "is_untyped_cap _
fun is_ep_cap :: "cap \Rightarrow bool"
where
 "is_ep_cap (EndpointCap _ _ _) = True"
| "is_ep_cap _
fun is_aep_cap :: "cap ⇒ bool"
where
 "is_aep_cap (AsyncEndpointCap _ _ _) = True"
| "is_aep_cap _
                                          = False"
primrec
 cap_rights :: "cap ⇒ cap_rights"
  "cap_rights (EndpointCap _ _ cr) = cr"
| "cap_rights (AsyncEndpointCap _ _ cr) = cr"
| "cap_rights (ArchObjectCap acap) = acap_rights acap"
Various update functions for cap data common to various kinds of cap are defined here.
definition
  cap_rights_update :: "cap_rights \Rightarrow cap \Rightarrow cap" where
  "cap_rights_update cr' cap \equiv
   case cap of
     EndpointCap oref badge cr \Rightarrow EndpointCap oref badge cr'
   | AsyncEndpointCap oref badge cr
     ⇒ AsyncEndpointCap oref badge (cr' - {AllowGrant})
   | ArchObjectCap acap \Rightarrow ArchObjectCap (acap_rights_update cr' acap)
   I _ \Rightarrow cap"
For implementation reasons not all bits of the badge word can be used.
definition
  badge_bits :: nat where
  "badge_bits \equiv 28"
declare badge_bits_def [simp]
  badge_update :: "badge \Rightarrow cap \Rightarrow cap" where
  "badge_update data cap \equiv
   case cap of
     EndpointCap oref badge cr \Rightarrow EndpointCap oref (data && mask badge_bits) cr
```

```
| AsyncEndpointCap oref badge cr \Rightarrow AsyncEndpointCap oref (data && mask badge_bits) cr | _ \Rightarrow cap"

definition 
mask_cap :: "cap_rights \Rightarrow cap \Rightarrow cap" where 
"mask_cap rights cap \equiv cap_rights_update (cap_rights cap \cap rights) cap"
```

## 18.1 Message Info

The message info is the first thing interpreted on a user system call and determines the structure of the message the user thread is sending either to another user or to a system service. It is also passed to user threads receiving a message to indicate the structure of the message they have received. The mi\_length parameter is the number of data words in the body of the message. The mi\_extra\_caps parameter is the number of caps to be passed together with the message. The mi\_caps\_unwrapped parameter is a bitmask allowing threads receiving a message to determine how extra capabilities were transferred. The mi\_label parameter is transferred directly from sender to receiver as part of the message.

```
datatype message_info = MI length_type length_type data msg_label
 mi_label :: "message_info \Rightarrow msg_label"
where
  "mi_label (MI ln exc unw label) = label"
primrec
 mi_length :: "message_info \Rightarrow length_type"
where
  "mi_length (MI ln exc unw label) = ln"
primrec
 mi_extra_caps :: "message_info \Rightarrow length_type"
  "mi_extra_caps (MI ln exc unw label) = exc"
primrec
 mi_caps_unwrapped :: "message_info <math>\Rightarrow data"
where
 "mi_caps_unwrapped (MI ln exc unw label) = unw"
Message infos are encoded to or decoded from a data word.
primrec
 message_info_to_data :: "message_info \Rightarrow data"
where
  "message_info_to_data (MI ln exc unw mlabel) =
   (let
        extra = exc << 7;
        unwrapped = unw << 9;
        label = mlabel << 12</pre>
    in
       label || extra || unwrapped || ln)"
Hard-coded to avoid recursive imports?
definition
  data_to_message_info :: "data ⇒ message_info"
```

### where

```
"data_to_message_info w \equiv MI (let v = w && ((1 << 7) - 1) in if v > 120 then 120 else v) ((w >> 7) && ((1 << 2) - 1)) ((w >> 9) && ((1 << 3) - 1)) (w >> 12)"
```

## 18.2 Kernel Objects

Endpoints are synchronous points of communication for threads. At any time an endpoint may contain a queue of threads waiting to send, a queue of threads waiting to receive or be idle. Whenever threads would be waiting to send and receive simultaneously messages are transferred immediately.

AsyncEndpoints are asynchronous points of communication. Unlike regular endpoints, threads may block waiting to receive but not to send. Whenever a thread sends to an async endpoint, its message is stored in the endpoint immediately.

Thread Control Blocks are the in-kernel representation of a thread.

Threads which can execute are either in the Running state for normal execution, in the Restart state if their last operation has not completed yet or in the IdleThreadState for the unique system idle thread. Threads can also be blocked waiting for any of the different kinds of system messages. The Inactive state indicates that the TCB is not currently used by a running thread.

TCBs also contain some special-purpose capability slots. The CTable slot is a capability to a CNode through which the thread accesses capabilities with which to perform system calls. The VTable slot is a capability to a virtual address space (an architecture-specific capability type) in which the thread runs. If the thread has issued a Reply cap to another thread and is awaiting a reply, that cap will have a "master" Reply cap as its parent in the Reply slot. The Caller slot is used to initially store any Reply cap issued to this thread. The IPCFrame slot stores a capability to a memory frame (an architecture-specific capability type) through which messages will be sent and received.

If the thread has encountered a fault and is waiting to send it to its supervisor the fault is stored in tcb\_fault. The user register file is stored in tcb\_context, the pointer to the cap in the IPCFrame slot in tcb\_ipc\_buffer and the identity of the Endpoint cap through which faults are to be sent in tcb\_fault\_handler.

```
= Running
  | Inactive
  | Restart
  | BlockedOnReceive obj_ref bool
  | BlockedOnSend obj_ref sender_payload
  | BlockedOnReply
  | BlockedOnAsyncEvent obj_ref
  | IdleThreadState
record tcb =
tcb_ctable :: cap
tcb_vtable :: cap
tcb_reply :: cap
tcb_caller :: cap
tcb_ipcframe :: cap
tcb_state :: three
                   :: thread_state
tcb_fault_handler :: cap_ref
{\tt tcb\_ipc\_buffer} \qquad :: \ {\tt vspace\_ref}
tcb_context :: user_context
tcb fault :: "fault optio
 tcb_fault
                   :: "fault option"
Determines whether a thread in a given state may be scheduled.
  \tt runnable :: "Structures\_A.thread\_state \Rightarrow bool"
where
  "runnable (Running)
                                       = True"
| "runnable (Inactive)
                                      = False"
| "runnable (Restart)
                                       = True"
| "runnable (BlockedOnReceive x y) = False"
| "runnable (BlockedOnSend x y) = False"
| "runnable (BlockedOnAsyncEvent x) = False"
| "runnable (IdleThreadState) = False"
| "runnable (BlockedOnReply)
                                      = False"
definition
  default_tcb :: tcb where
  "default\_tcb \equiv (
      tcb_ctable = NullCap,
      tcb_vtable = NullCap,
      tcb_reply = NullCap,
      tcb_caller = NullCap,
      tcb_ipcframe = NullCap,
      tcb_state = Inactive,
      tcb_fault_handler = to_bl (0::word32),
      tcb_ipc_buffer = 0,
      tcb_context = new_context,
      tcb_fault
                      = None )"
All kernel objects are CNodes, TCBs, Endpoints, AsyncEndpoints or architecture specific.
datatype kernel_object
         = CNode nat cnode_contents — size in bits, and contents
          | TCB tcb
          | Endpoint endpoint
          | AsyncEndpoint async_ep
          | ArchObj arch_kernel_obj
```

Checks whether a cnode's contents are well-formed.

```
definition
  well\_formed\_cnode\_n :: "nat \Rightarrow cnode\_contents \Rightarrow bool" where
 "well_formed_cnode_n n \equiv \lambdacs. dom cs = {x. length x = n}"
definition
  cte_level_bits :: nat where
  "cte_level_bits \equiv 4"
primrec
  obj_bits :: "kernel_object ⇒ nat"
where
  "obj_bits (CNode sz cs) = (if well_formed_cnode_n sz cs
                              then cte_level_bits + sz
                              else cte_level_bits)"
| "obj_bits (TCB t) = 9"
| "obj_bits (Endpoint ep) = 4"
| "obj_bits (AsyncEndpoint aep) = 4"
| "obj_bits (ArchObj ao) = arch_kobj_size ao"
primrec
  obj_size :: "cap ⇒ word32"
where
  "obj_size NullCap = 0"
| "obj_size (UntypedCap r bits f) = 1 << bits"</pre>
| "obj_size (EndpointCap r b R) = 1 << obj_bits (Endpoint undefined)"</pre>
| "obj_size (AsyncEndpointCap r b R) = 1 << obj_bits (AsyncEndpoint undefined)"
| "obj_size (CNodeCap r bits g) = 1 << (cte_level_bits + bits)"
| "obj_size (ThreadCap r) = 1 << obj_bits (TCB undefined)"</pre>
| "obj_size (Zombie r zb n) = (case zb of None \Rightarrow 1 << obj_bits (TCB undefined)
                                           | Some n \Rightarrow 1 \ll (cte_level_bits + n)"
| "obj_size (ArchObjectCap a) = 1 << arch_obj_size a"</pre>
```

## 18.3 Kernel State

The kernel's heap is a partial function containing kernel objects.

```
type_synonym kheap = "obj_ref \Rightarrow kernel_object option"
```

Capabilities are created either by cloning an existing capability or by creating a subordinate capability from it. This results in a capability derivation tree or CDT. The kernel provides a Revoke operation which deletes all capabilities derived from one particular capability. To support this, the kernel stores the CDT explicitly. It is here stored as a tree, a partial mapping from capability slots to parent capability slots.

```
type_synonym cdt = "cslot_ptr \Rightarrow cslot_ptr option"
datatype irq_state =
   IRQInactive
| IRQNotifyAEP
| IRQTimer
```

The kernel state includes a heap, a capability derivation tree (CDT), a bitmap used to determine if a capability is the original capability to that object, a pointer to the current thread, a pointer to the system idle thread, the state of the underlying machine, per-irq pointers to cnodes (each containing one async endpoint through which interrupts are delivered), an array recording which interrupts are used for which purpose, and the state of the architecture-specific kernel module.

Note: for each irq, interrupt\_irq\_node irq points to a cnode which can contain the async endpoint cap through which interrupts are delivered. In C, this all lives in a single array. In the abstract spec

though, to prove security, we can't have a single object accessible by everyone. Hence the need to separate irg handlers.

### record abstract\_state =

```
kheap :: kheap
cdt :: cdt
is_original_cap :: "cslot_ptr ⇒ bool"
cur_thread :: obj_ref
idle_thread :: obj_ref
machine_state :: machine_state
interrupt_irq_node :: "irq ⇒ obj_ref"
interrupt_states :: "irq ⇒ irq_state"
arch_state :: arch_state
```

The following record extends the abstract kernel state with extra state of type 'a. The specification operates over states of this extended type. By choosing an appropriate concrete type for 'a we may obtain different *instantiations* of the kernel specifications at differing levels of abstraction. See chapter 19 for further information.

```
record 'a state = abstract_state + exst :: 'a
```

This wrapper lifts monadic operations on the underlying machine state to monadic operations on the kernel state.

### definition

```
do_machine_op :: "(machine_state, 'a) nondet_monad ⇒ ('z state, 'a) nondet_monad"
where
"do_machine_op mop ≡ do
    ms ← gets machine_state;
    (r, ms') ← select_f (mop ms);
    modify (\(\lambda\)state. state (| machine_state := ms' |));
    return r
od!"
```

This function generates the cnode indices used when addressing the capability slots within a TCB.

## definition

```
tcb_cnode_index :: "nat \Rightarrow cnode_index" where "tcb_cnode_index n \equiv to_bl (of_nat n :: 3 word)"
```

Zombie capabilities store the bit size of the CNode cap they were created from or None if they were created from a TCB cap. This function decodes the bit-length of cnode indices into the relevant kernel objects.

## definition

The first capability slot of the relevant kernel object.

## primrec

```
first_cslot_of :: "cap \Rightarrow cslot_ptr"
where
   "first_cslot_of (ThreadCap oref) = (oref, tcb_cnode_index 0)"
| "first_cslot_of (CNodeCap oref bits g) = (oref, replicate bits False)"
| "first_cslot_of (Zombie oref bits n) = (oref, replicate (zombie_cte_bits bits) False)"
```

The set of all objects referenced by a capability.

```
primrec
  obj_refs :: "cap \Rightarrow obj_ref set"
where
  "obj_refs NullCap = {}"
| "obj_refs (ReplyCap r m) = {}"
| "obj_refs (ReplyCap r m) = {}"
| "obj_refs (IRQHandlerCap irq) = {}"
| "obj_refs (UntypedCap r s f) = {}"
| "obj_refs (CNodeCap r bits guard) = {r}"
| "obj_refs (EndpointCap r b cr) = {r}"
| "obj_refs (AsyncEndpointCap r b cr) = {r}"
| "obj_refs (ThreadCap r) = {r}"
| "obj_refs (DomainCap = {}"
| "obj_refs (Zombie ptr b n) = {ptr}"
| "obj_refs (ArchObjectCap x) = Option.set (aobj_ref x)"
```

The partial definition below is sometimes easier to work with. It also provides cases for UntypedCap and ReplyCap which are not true object references in the sense of the other caps.

```
primrec
 obj_ref_of :: "cap ⇒ obj_ref"
where
  "obj_ref_of (UntypedCap r s f) = r"
| "obj_ref_of (ReplyCap r m) = r"
| "obj_ref_of (CNodeCap r bits guard) = r"
| "obj_ref_of (EndpointCap r b cr) = r"
| "obj_ref_of (AsyncEndpointCap r b cr) = r"
| "obj_ref_of (ThreadCap r) = r"
| "obj_ref_of (Zombie ptr b n) = ptr"
| "obj_ref_of (ArchObjectCap x) = the (aobj_ref x)"
primrec
  cap\_bits\_untyped :: "cap <math>\Rightarrow nat"
where
  "cap_bits_untyped (UntypedCap r s f) = s"
definition
  "tcb_cnode_map tcb \equiv
   [tcb_cnode_index 0 \mapsto tcb_ctable tcb,
    tcb\_cnode\_index 1 \mapsto tcb\_vtable tcb,
    tcb_cnode_index 2 → tcb_reply tcb,
    tcb\_cnode\_index 3 \mapsto tcb\_caller tcb,
    tcb\_cnode\_index 4 \mapsto tcb\_ipcframe tcb]"
definition
  "cap_of kobj \equiv
   case kobj of CNode _ cs \Rightarrow cs | TCB tcb \Rightarrow tcb_cnode_map tcb | _ \Rightarrow empty"
The set of all caps contained in a kernel object.
definition
  caps_of :: "kernel_object \Rightarrow cap set" where
  "caps_of kobj \equiv ran (cap_of kobj)"
```

end

# 19 Abstract Specification Instantiations

```
theory Deterministic_A
imports
   Structures_A
   "../../lib/List_Lib"
```

### begin

The kernel specification operates over states of type 'a state, which includes all of the abstract kernel state plus an extra field, exst of type 'a. By choosing an appropriate concrete type for 'a, we obtain different *instantiations* of this specification, at differing levels of abstraction. The abstract specification is thus *extensible*. The basic technique, and its motivation, are described in [14].

Here, we define two such instantiations. The first yields a largely-deterministic specification by instantiating 'a with a record that includes concrete scheduler state and information about sibling ordering in the capability derivation tree (CDT). We call the resulting specification the *deterministic abstract* specification and it is defined below in section 19.1.

The second instantiation uses the type unit for 'a, yielding a specification that is far more nondeterministic. In particular, the scheduling behaviour and the order in which capabilities are deleted during a revoke system call both become completely nondeterministic. We call this second instantiation the nondeterministic abstract specification and it is defined below in section 19.2.

Translate a state of type 'a state to one of type 'b state via a function t from 'a to 'b.

Truncate an extended state of type 'a state by effectively throwing away all the 'a information. abbreviation "truncate\_state  $\equiv$  trans\_state ( $\lambda_-$ . ())"

# 19.1 Deterministic Abstract Specification

The deterministic abstract specification tracks the state of the scheduler and ordering information about sibling nodes in the CDT.

The current scheduler action, which is part of the scheduling state.

```
datatype scheduler_action =
    resume_cur_thread
    | switch_thread obj_ref
    | choose_new_thread

type_synonym priority = word8

type_synonym domain = word8
```

```
record etcb =
tcb_priority :: "priority"
tcb_time_slice :: "nat"
tcb_domain :: "domain"
definition num_domains :: nat where
  "num_domains \equiv 16"
definition time_slice :: "nat" where
  "time_slice \equiv 5"
definition default_priority :: "priority" where
  "default\_priority \equiv minBound"
definition default_domain :: "domain" where
  "default\_domain \equiv minBound"
definition default_etcb :: "etcb" where
  "default_etcb = (tcb_priority = default_priority, tcb_time_slice = time_slice, tcb_domain =
default_domain)"
type_synonym ready_queue = "obj_ref list"
For each entry in the CDT, we record an ordered list of its children. This encodes the order of sibling
nodes in the CDT.
type_synonym cdt_list = "cslot_ptr \Rightarrow cslot_ptr list"
definition work_units_limit :: "32 word" where
  "work_units_limit = 0x64"
The extended state of the deterministic abstract specification.
record det_ext =
   work_units_completed_internal :: "32 word"
   scheduler_action_internal :: scheduler_action
   {\tt ekheap\_internal} \ :: \ "{\tt obj\_ref} \ \Rightarrow \ {\tt etcb} \ {\tt option"}
   domain_list_internal :: "(domain <math>\times 32 word) list"
   domain_index_internal :: nat
   cur_domain_internal :: domain
   domain_time_internal :: "32 word"
   ready\_queues\_internal :: "domain <math>\Rightarrow priority \Rightarrow ready\_queue"
   cdt_list_internal :: cdt_list
The state of the deterministic abstract specification extends the abstract state with the det_ext record.
type_synonym det_state = "det_ext state"
Accessor and update functions for the extended state of the deterministic abstract specification.
abbreviation
  "work_units_completed (s::det_state) \equiv work_units_completed_internal (exst s)"
abbreviation
  "work_units_completed_update f (s::det_state) = trans_state (work_units_completed_internal_update
abbreviation
  "scheduler_action (s::det_state) \equiv scheduler_action_internal (exst s)"
abbreviation
```

```
"scheduler_action_update f (s::det_state) \equiv trans_state (scheduler_action_internal_update f)
abbreviation
  "ekheap (s::det_state) \equiv ekheap_internal (exst s)"
abbreviation
  "ekheap_update f (s::det_state) = trans_state (ekheap_internal_update f) s"
  "domain_list (s::det_state) \equiv domain_list_internal (exst s)"
abbreviation
  "domain_list_update f (s::det_state) = trans_state (domain_list_internal_update f) s"
abbreviation
  "domain_index (s::det_state) \equiv domain_index_internal (exst s)"
abbreviation
  "domain_index_update f (s::det_state) = trans_state (domain_index_internal_update f) s"
  "cur_domain (s::det_state) \equiv cur_domain_internal (exst s)"
abbreviation
  "cur_domain_update f (s::det_state) \equiv trans_state (cur_domain_internal_update f) s"
abbreviation
  "domain_time (s::det_state) \equiv domain_time_internal (exst s)"
abbreviation
  "domain_time_update f (s::det_state) = trans_state (domain_time_internal_update f) s"
abbreviation
  "ready_queues (s::det_state) \equiv ready_queues_internal (exst s)"
abbreviation
  "ready_queues_update f (s::det_state) \equiv trans_state (ready_queues_internal_update f) s"
abbreviation
  "cdt_list (s::det_state) = cdt_list_internal (exst s)"
abbreviation
  "cdt_list_update f (s::det_state) \equiv trans_state (cdt_list_internal_update f) s"
type_synonym 'a det_ext_monad = "(det_state, 'a) nondet_monad"
Basic monadic functions for operating on the extended state of the deterministic abstract specification.
definition
  \texttt{get\_etcb} :: "obj\_ref \Rightarrow \texttt{det\_state} \Rightarrow \texttt{etcb} option"
where
  "get_etcb tcb_ref es \equiv ekheap es tcb_ref"
definition
  ethread_get :: "(etcb \Rightarrow 'a) \Rightarrow obj_ref \Rightarrow 'a det_ext_monad"
where
  "ethread_get f tptr \equiv do
     tcb ← gets_the $ get_etcb tptr;
```

```
return $ f tcb
   od"
definition set_eobject :: "obj_ref ⇒ etcb ⇒ unit det_ext_monad"
 "set_eobject ptr obj \equiv
  do es \leftarrow get;
    ekh \leftarrow return \$ ekheap es(ptr \mapsto obj);
    put (es(|ekheap := ekh|))
  od"
definition
  ethread_set :: "(etcb \Rightarrow etcb) \Rightarrow obj_ref \Rightarrow unit det_ext_monad"
where
  "ethread_set f tptr \equiv do
     tcb ← gets_the $ get_etcb tptr;
      set_eobject tptr $ f tcb
   od"
definition
  set\_scheduler\_action :: "scheduler\_action <math>\Rightarrow unit det\_ext\_monad" where
  "set\_scheduler\_action action \equiv
     modify (\lambdaes. es(scheduler_action := action))"
definition
  thread_set_priority :: "obj_ref ⇒ priority ⇒ unit det_ext_monad" where
  "thread_set_priority tptr prio \equiv ethread_set (\lambdatcb. tcb(tcb_priority := prio|)) tptr"
definition
  thread_set_time_slice :: "obj_ref \Rightarrow nat \Rightarrow unit det_ext_monad" where
  "thread_set_time_slice tptr time \equiv ethread_set (\lambdatcb. tcb(|tcb_time_slice := time|)) tptr"
definition
  thread_set_domain :: "obj_ref \Rightarrow domain \Rightarrow unit det_ext_monad" where
  "thread_set_domain tptr domain \equiv ethread_set (\lambdatcb. tcb(tcb_domain := domain)) tptr"
definition
  {\tt get\_tcb\_queue} \ :: \ {\tt "domain} \ \Rightarrow \ {\tt priority} \ \Rightarrow \ {\tt ready\_queue} \ {\tt det\_ext\_monad"} \ {\tt where}
  "get_tcb_queue d prio \equiv do
      queues ← gets ready_queues;
      return (queues d prio)
   od"
definition
  set\_tcb\_queue :: "domain \Rightarrow priority \Rightarrow ready\_queue \Rightarrow unit det\_ext\_monad" where
  "set_tcb_queue d prio queue \equiv
      modify (\lambdaes. es(| ready_queues :=
       (\lambda d' p. \text{ if } d' = d \land p = prio \text{ then queue else ready_queues es } d' p))"
definition
  tcb_sched_action :: "(obj_ref \Rightarrow obj_ref list \Rightarrow obj_ref list) \Rightarrow obj_ref \Rightarrow unit det_ext_monad"
  "tcb_sched_action action thread \equiv do
      d \leftarrow ethread\_get tcb\_domain thread;
     prio \( \text{ethread_get tcb_priority thread;} \)
      queue ← get_tcb_queue d prio;
```

```
set_tcb_queue d prio (action thread queue)
   od"
definition
  tcb_sched_enqueue :: "obj_ref \Rightarrow obj_ref list \Rightarrow obj_ref list" where
  "tcb_sched_enqueue thread queue ≡ if (thread ∉ set queue) then thread # queue else queue"
definition
  tcb_sched_append :: "obj_ref \Rightarrow obj_ref list \Rightarrow obj_ref list" where
  "tcb_sched_append thread queue \equiv if (thread \noting set queue) then queue @ [thread] else queue"
definition
  tcb_sched_dequeue :: "obj_ref \Rightarrow obj_ref list \Rightarrow obj_ref list" where
  "tcb_sched_dequeue thread queue \equiv filter (\lambdax. x \neq thread) queue"
definition reschedule_required :: "unit det_ext_monad" where
  "reschedule_required \equiv do
     action \leftarrow gets scheduler_action;
     case action of switch_thread t \Rightarrow tcb_sched_action (tcb_sched_enqueue) t | _ \Rightarrow return ();
     set_scheduler_action choose_new_thread
   od"
definition
  possible_switch_to :: "obj_ref \Rightarrow bool \Rightarrow unit det_ext_monad" where
  "possible_switch_to target on_same_prio \equiv do
     cur \( \tau \) gets cur_thread;
     cur_dom \( \tau \) gets cur_domain;
     cur_prio \( \) ethread_get tcb_priority cur;
     target_dom \( \) ethread_get tcb_domain target;
     target_prio \( \) ethread_get tcb_priority target;
     action ← gets scheduler_action;
     if (target_dom \neq cur_dom) then tcb_sched_action tcb_sched_enqueue target
     else do
       if ((target_prio > cur_prio ∨ (target_prio = cur_prio ∧ on_same_prio))
               A action = resume_cur_thread) then set_scheduler_action $ switch_thread target
         else tcb_sched_action tcb_sched_enqueue target;
       case action of switch_thread \_\Rightarrow reschedule_required |\_\Rightarrow return ()
     οd
   od"
  attempt_switch_to :: "obj_ref \Rightarrow unit det_ext_monad" where
  "attempt_switch_to target \equiv possible_switch_to target True"
  switch_if_required_to :: "obj_ref \Rightarrow unit det_ext_monad" where
  "switch_if_required_to target \equiv possible_switch_to target False"
  next_domain :: "unit det_ext_monad" where
  "next\_domain \equiv
    modify (\lambdas.
      let domain_index' = (domain_index s + 1) mod length (domain_list s) in
      let next_dom = (domain_list s)!domain_index'
      in s(| domain_index := domain_index',
             cur_domain := fst next_dom,
             domain_time := snd next_dom,
```

```
work_units_completed := 0|)"
definition
  dec_domain_time :: "unit det_ext_monad" where
  "dec_domain_time = modify (\lambdas. s(domain_time := domain_time s - 1))"
definition set_cdt_list :: "cdt_list \Rightarrow (det_state, unit) nondet_monad" where
  "set_cdt_list t \equiv do
    s \leftarrow get;
    put $ s(| cdt_list := t |)
  od"
definition
  update_cdt_list :: "(cdt_list \Rightarrow cdt_list) \Rightarrow (det_state, unit) nondet_monad"
where
  "update_cdt_list f \equiv do
     \texttt{t} \; \leftarrow \; \texttt{gets} \; \; \texttt{cdt\_list};
      set_cdt_list (f t)
The CDT in the implementation is stored in prefix traversal order. The following functions traverse
its abstract representation here to yield corresponding information.
\mathbf{definition} \ \mathtt{next\_child} \ :: \ \texttt{"cslot\_ptr} \ \Rightarrow \ \mathtt{cdt\_list} \ \Rightarrow \ \mathtt{cslot\_ptr} \ \mathtt{option"} \ \mathbf{where}
  "next_child slot t \equiv case (t slot) of [] \Rightarrow None |
                                                 x \# xs \Rightarrow Some x"
definition next_sib :: "cslot_ptr \Rightarrow cdt_list \Rightarrow cdt \Rightarrow cslot_ptr option" where
  "next_sib slot t m \equiv case m slot of None \Rightarrow None |
                            Some p \Rightarrow after_in_list (t p) slot"
function (domintros) next_not_child :: "cslot_ptr ⇒ cdt_list ⇒ cdt ⇒ cslot_ptr option" where
  "next_not_child slot t m = (if next_sib slot t m = None
                                   then (case m slot of
                                      None \Rightarrow None |
                                      Some p \Rightarrow next_not_child p t m)
                                    else next_sib slot t m)"
definition next_slot :: "cslot_ptr \Rightarrow cdt_list \Rightarrow cdt \Rightarrow cslot_ptr option" where
  "next_slot slot t m \equiv if t slot \neq []
                             then next\_child slot t
                             else next_not_child slot t m"
Extended operations for the deterministic abstract specification.
definition max_non_empty_queue :: "(priority \Rightarrow ready_queue) \Rightarrow ready_queue" where
  "max_non_empty_queue queues \equiv queues (Max {prio. queues prio \neq []})"
definition decode_set_priority_error_choice
  :: "priority \Rightarrow obj_ref \Rightarrow bool det_ext_monad" where
  "decode_set_priority_error_choice new_prio cur \equiv
       prio \( \text{ethread_get tcb_priority cur;} \)
       return (new_prio > prio)
    od"
```

```
definition default_ext :: "apiobject_type ⇒ domain ⇒ etcb option" where
  "default_ext type cdom \equiv
      case type of TCBObject \Rightarrow Some (default_etcb(tcb_domain := cdom))
                           | _ ⇒ None"
definition retype_region_ext :: "obj_ref list ⇒ apiobject_type ⇒ unit det_ext_monad" where
  "retype_region_ext ptrs type \equiv do
                                        ekh \leftarrow gets ekheap;
                                        cdom ← gets cur_domain;
                                        ekh' \leftarrow return $ foldr (\lambdap ekh. (ekh(p := default_ext type
cdom))) ptrs ekh;
                                        modify (\lambdas. s(ekheap := ekh'))
                                     od"
definition recycle_cap_ext where
  "recycle_cap_ext ptr ≡ do cdom ← gets cur_domain; ethread_set (K (default_etcb(tcb_domain :=
cdom))) ptr od"
definition cap_swap_ext where
"cap_swap_ext \equiv (\lambda slot1 slot2 slot1_op slot2_op.
       update_cdt_list (\lambdalist. list(slot1 := list slot2, slot2 := list slot1));
       update_cdt_list
        (\lambdalist. case if slot2_op = Some slot1 then Some slot2
                       else if slot2_op = Some slot2 then Some slot1 else slot2_op of
                 None \Rightarrow case if slot1_op = Some slot1 then Some slot2
                              else if slot1_op = Some slot2 then Some slot1 else slot1_op of
                         None \Rightarrow list
                         | Some slot2_p \Rightarrow list(slot2_p := list_replace (list slot2_p) slot1 slot2)
                 | Some slot1_p \Rightarrow
                      case if slot1_op = Some slot1 then Some slot2
                           else if slot1_op = Some slot2 then Some slot1 else slot1_op of
                     None \Rightarrow list(slot1_p := list_replace (list slot1_p) slot2 slot1)
                      | Some slot2_p \Rightarrow
                          if slot1_p = slot2_p
                          then list(slot1_p := list_swap (list slot1_p) slot1 slot2)
                          else list(slot1_p := list_replace (list slot1_p) slot2 slot1,
                                     slot2_p := list_replace (list slot2_p) slot1 slot2))
    od)"
definition cap_move_ext where
"cap_move_ext \equiv (\lambda src_slot dest_slot src_p dest_p.
do
    update_cdt_list (\lambdalist. case (dest_p) of
      None \Rightarrow list |
      Some p \Rightarrow list (p := list\_remove (list p) dest\_slot));
   if (src_slot = dest_slot) then return () else
    update_cdt_list (\lambdalist. case (src_p) of
      None \Rightarrow list |
      Some p ⇒ list (p := list_replace (list p) src_slot dest_slot));
    update\_cdt\_list (\lambda list. list (src\_slot := [], dest\_slot := (list src\_slot) @ (list dest\_slot)))
    od)
```

```
od)"
definition cap_insert_ext where
"cap_insert_ext \equiv (\lambda src_parent src_slot dest_slot src_p dest_p.
update_cdt_list (\lambdalist. case (dest_p) of
      None \Rightarrow list |
      Some p \Rightarrow (list p) dest_slot)));
    update_cdt_list (\lambdalist. case (src_p) of
      None \Rightarrow list (
        src_slot := if src_parent then [dest_slot] @ (list src_slot) else list src_slot) |
      Some p \Rightarrow list (
         src_slot := if src_parent then [dest_slot] @ (list src_slot) else list src_slot,
         p := if (src\_parent \land p \neq src\_slot) then (list p) else if (src\_slot \neq dest\_slot) then
(list_insert_after (list p) src_slot dest_slot) else (dest_slot # (list p))))
 od)"
definition empty_slot_ext where
"empty_slot_ext \equiv (\lambda slot slot_p.
    update_cdt_list (\lambdalist. case slot_p of None \Rightarrow list (slot := []) |
      Some p \Rightarrow if (p = slot) then list(p := list_remove (list p) slot) else list (p := list_replace_list
(list p) slot (list slot), slot := [])))"
definition create_cap_ext where
"create_cap_ext \equiv (\lambda untyped dest dest_p. do
    update_cdt_list (\lambdalist. case dest_p of
      None \Rightarrow list |
      Some p \Rightarrow (list (p := list\_remove (list p) dest)));
    update\_cdt\_list (\lambda list. list (untyped := [dest] @ (list untyped)))
  od)"
definition next_revoke_cap where
"next_revoke_cap \equiv (\lambdaslot ext. the (next_child slot (cdt_list ext)))"
definition free_asid_select where
"free_asid_select \equiv (\lambda asid_table. fst (hd ((filter (\lambda (x,y). x \leq 2 ^ asid_high_bits - 1 \wedge y
= None) (assocs asid_table))))) :: (word8 \rightharpoonup word32) \Rightarrow word8"
definition free_asid_pool_select where
"free_asid_pool_select \equiv (\lambda pool base. fst (hd ((filter (\lambda (x,y). x \leq 2 ^ asid_low_bits - 1 \wedge
ucast x + base \neq 0 \wedge y = None) (assocs pool))))) :: (10 word \rightarrow word32) \Rightarrow word32 \Rightarrow 10 word"
definition update_work_units where
  "update_work_units =
     modify (\lambdas. s(work_units_completed := work_units_completed s + 1))"
definition reset_work_units where
  "reset_work_units \equiv
     modify (\lambdas. s(work_units_completed := 0))"
```

```
definition work_units_limit_reached where
  "work_units_limit_reached = do
    work_units \( \to \) gets work_units_completed;
    return (work_units_limit \( \times \) work_units)
    od"
```

The lowest virtual address in the kernel window. The kernel reserves the virtual addresses from here up in every virtual address space.

#### definition

```
kernel_base :: "vspace_ref" where
"kernel_base = 0xf0000000"

efinition
idle_thread_ptr :: word32 where
"idle_thread_ptr = kernel_base + 0x1000"
```

A type class for all instantiations of the abstract specification. In practice, this is restricted to basically allow only two sensible implementations at present: the deterministic abstract specification and the nondeterministic one.

```
class state_ext =
 fixes unwrap_ext :: "'a state ⇒ det_ext state"
 fixes wrap_ext :: "(det_ext \Rightarrow det_ext) \Rightarrow ('a \Rightarrow 'a)"
 fixes wrap_ext_op :: "unit det_ext_monad ⇒ ('a state,unit) nondet_monad"
 fixes wrap_ext_bool :: "bool det_ext_monad ⇒ ('a state,bool) nondet_monad"
 fixes \ \texttt{select\_switch} \ :: \ \texttt{"'a} \ \Rightarrow \ \texttt{bool"}
 fixes ext_init :: "'a"
definition detype_ext :: "obj_ref set \Rightarrow 'z::state_ext \Rightarrow 'z" where
 "detype_ext S \equiv wrap_ext (\lambdas. s(ekheap_internal := (\lambdax. if x \in S then None else ekheap_internal
instantiation det_ext_ext :: (type) state_ext
begin
definition "unwrap_ext_det_ext_ext == (\lambda x. x) :: det_ext state \Rightarrow det_ext state"
definition "wrap_ext_det_ext_ext == (\lambda x. x) ::
  (\det_{ext} \Rightarrow \det_{ext}) \Rightarrow \det_{ext} \Rightarrow \det_{ext}
definition "wrap_ext_op_det_ext_ext == (\lambda x. x) ::
  (\det_{\text{ext state}} \Rightarrow ((\text{unit} \times \det_{\text{ext state}}) \text{ set}) \times \text{bool})
  \Rightarrow det_ext state \Rightarrow ((unit \times det_ext state) set) \times bool"
definition "wrap_ext_bool_det_ext_ext == (\lambda x. x) ::
  (\det_{\text{ext state}} \Rightarrow ((bool \times \det_{\text{ext state}}) \text{ set}) \times bool)
  \Rightarrow det_ext state \Rightarrow ((bool \times det_ext state) set) \times bool"
definition "select_switch_det_ext_ext == (\lambda_{-}. \text{ True}) :: det_ext\Rightarrow bool"
definition "ext_init_det_ext_ext ≡
      (|work_units_completed_internal = 0,
       scheduler_action_internal = resume_cur_thread,
       ekheap_internal = Map.empty (idle_thread_ptr \mapsto default_etcb),
       domain_list_internal = [],
       domain_index_internal = 0,
       cur_domain_internal = 0,
```

```
domain_time_internal = 15,
ready_queues_internal = const (const []),
cdt_list_internal = const []) :: det_ext"
```

instance

end

# 19.2 Nondeterministic Abstract Specification

The nondeterministic abstract specification instantiates the extended state with the unit type – i.e. it doesn't have any meaningful extended state.

```
instantiation unit :: state_ext
begin
definition "unwrap_ext_unit == (\lambda_{-}). undefined) :: unit state \Rightarrow det_ext state"
definition "wrap_ext_unit == (\lambda f \ s. \ ()) :: (\det_ext \Rightarrow \det_ext) \Rightarrow \text{unit} \Rightarrow \text{unit}"
definition "wrap_ext_op_unit == (\lambda m. return ()) ::
  (\texttt{det\_ext state} \Rightarrow ((\texttt{unit} \times \texttt{det\_ext state}) \ \texttt{set}) \times \texttt{bool}) \Rightarrow \texttt{unit state} \Rightarrow ((\texttt{unit} \times \texttt{unit state})
set) \times bool"
definition "wrap_ext_bool_unit == (\lambdam. select UNIV) ::
  (\det_{\text{ext}} \text{ state} \Rightarrow ((bool \times \det_{\text{ext}} \text{ state}) \text{ set}) \times bool) \Rightarrow unit \text{ state} \Rightarrow ((bool \times unit \text{ state})
set) \times bool"
definition "select_switch_unit == (\lambdas. False) :: unit \Rightarrow bool"
definition "ext_init_unit \equiv () :: unit"
instance
end
Run an extended operation over the extended state without modifying it and use the return value to
choose between two computations to run.
lemmas ext_init_def = ext_init_det_ext_ext_def ext_init_unit_def
definition OR_choice :: "bool det_ext_monad ⇒ ('z::state_ext state,'a) nondet_monad ⇒ ('z state,'a)
nondet_monad \Rightarrow ('z state,'a) nondet_monad" where
"OR_choice c f g \equiv
  do
     ex \leftarrow get;
     (rv,_) ← select_f (mk_ef ((wrap_ext_bool c) ex));
     if rv then f else g
  od"
definition OR_choiceE :: "bool det_ext_monad \Rightarrow ('z::state_ext state,'e + 'a) nondet_monad \Rightarrow ('z
state, 'e + 'a) nondet_monad \Rightarrow ('z state, 'e + 'a) nondet_monad" where
"OR_choiceE c f g \equiv
     ex \leftarrow liftE get;
     (rv,_) ← liftE $ select_f (mk_ef ((wrap_ext_bool c) ex));
```

```
\quad \text{if rv then f else g} \\ \text{odE"}
```

Run an extended operation over the extended state to update the extended state, ignoring any return value that the extended operation might yield.

Use the extended state to choose a value from a bounding set S when select\_switch is true. Otherwise just select from S.

```
definition select_ext :: "(det_ext state \Rightarrow 'd) \Rightarrow ('d set) \Rightarrow ('a::state_ext state,'d) nondet_monad" where

"select_ext a S \equiv do

s \leftarrow get;
x \leftarrow if (select_switch (exst s)) then (return (a (unwrap_ext s)))
else (select S);
assert (x \in S);
return x
od"

definition valid_list_2 :: "cdt_list \Rightarrow cdt \Rightarrow bool" where

"valid_list_2 t m \equiv (\forallp. set (t p) = {c. m c = Some p}) \land (\forallp. distinct (t p))"
```

abbreviation valid\_list :: "det\_ext state  $\Rightarrow$  bool" where "valid\_list s  $\equiv$  valid\_list\_2 (cdt\_list s) (cdt s)"

 $\mathbf{end}$ 

# 20 Basic Kernel and Exception Monads

```
theory Exceptions_A imports Deterministic_A begin
```

This theory contains abbreviations for the monadic types used in the specification and a number of lifting functions between them.

The basic kernel monad without faults, interrupts, or errors.

```
type_synonym ('a,'z) s_monad = "('z state, 'a) nondet_monad"
```

The fault monad: may throw a fault exception which will usually be reported to the current thread's fault handler.

```
type_synonym ('a,'z) f_monad = "(fault + 'a,'z) s_monad"
term "a::(unit,'a) s_monad"
```

The error monad: may throw a syscall\_error exception which will usually be reported to the current thread as system call result.

```
type_synonym ('a,'z) se_monad = "(syscall_error + 'a,'z) s_monad"
```

The lookup failure monad: may throw a lookup\_failure exception. Depending on context it may either be reported directly to the current thread or to its fault handler.

```
type_synonym ('a,'z) lf_monad = "(lookup_failure + 'a,'z) s_monad"
```

The preemption monad. May throw an interrupt exception.

```
type_synonym ('a,'z) p_monad = "(interrupt + 'a,'z) s_monad"
```

Printing abbreviations for the above types.

## translations

```
(type) "'a s_monad" <= (type) "state \Rightarrow (('a \times state) \Rightarrow bool) \times bool" (type) "'a f_monad" <= (type) "(fault + 'a) s_monad" (type) "'a se_monad" <= (type) "(syscall_error + 'a) s_monad" (type) "'a lf_monad" <= (type) "(lookup_failure + 'a) s_monad" (type) "'a p_monad" <= (type) "(interrupt + 'a) s_monad"
```

Perform non-preemptible operations within preemptible blocks.

### definition

```
without_preemption :: "('a,'z::state_ext) s_monad \Rightarrow ('a,'z::state_ext) p_monad" where without_preemption_def[simp]: "without_preemption \equiv liftE"
```

Allow preemption at this point.

## definition

```
option_case (returnOk ()) (throwError o Interrupted) irq_opt
  odE) (returnOk ())
odE"
```

Lift one kind of exception monad into another by converting the error into various other kinds of error or return value.

### definition

```
cap_fault_on_failure :: "word32 \Rightarrow bool \Rightarrow ('a,'z::state_ext) lf_monad \Rightarrow ('a,'z::state_ext) f_monad" where "cap_fault_on_failure cptr rp m \equiv handleE' m (throwError \circ CapFault cptr rp)"
```

## definition

```
lookup\_error\_on\_failure :: "bool \Rightarrow ('a,'z::state\_ext) \ lf\_monad \Rightarrow ('a,'z::state\_ext) \ se\_monad" \\ where
```

"lookup\_error\_on\_failure s m  $\equiv$  handleE' m (throwError  $\circ$  FailedLookup s)"

#### definition

```
null_cap_on_failure :: "(cap,'z::state_ext) lf_monad \Rightarrow (cap,'z::state_ext) s_monad" where "null_cap_on_failure \equiv liftM (sum_case (\lambda x. NullCap) id)"
```

#### definition

```
unify_failure :: "('f + 'a,'z::state_ext) s_monad \Rightarrow (unit + 'a,'z::state_ext) s_monad" where "unify_failure m \equiv handleE' m (\lambdax. throwError ())"
```

### definition

```
empty_on_failure :: "('f + 'a list,'z::state_ext) s_monad \Rightarrow ('a list,'z::state_ext) s_monad" where
```

"empty\_on\_failure m  $\equiv$  m <catch> ( $\lambda$ x. return [])"

### definition

```
const_on_failure :: "'a \Rightarrow ('f + 'a,'z::state_ext) s_monad \Rightarrow ('a,'z::state_ext) s_monad" where "const_on_failure c m \equiv m <catch> (\lambdax. return c)"
```

end

# 21 Accessing the Kernel Heap

```
theory KHeap_A
imports Exceptions_A
begin
```

This theory gives auxiliary getter and setter methods for kernel objects.

# 21.1 General Object Access

```
definition
  get_object :: "obj_ref \Rightarrow (kernel_object,'z::state_ext) s_monad"
where
  "get_object ptr \Rightarrow do
    kh \Lappa gets kheap;
    assert (kh ptr \neq None);
    return $ the $ kh ptr
    od"

definition
  set_object :: "obj_ref \Rightarrow kernel_object \Rightarrow (unit,'z::state_ext) s_monad"
where
  "set_object ptr obj \Rightarrow do
    s \Lappa get;
    kh \Lappa return $ (kheap s)(ptr := Some obj);
    put (s ( kheap := kh ))
    od"
```

## 21.2 TCBs

```
definition
  get_tcb :: "obj_ref \Rightarrow 'z::state_ext state \Rightarrow tcb option"
where
   "get_tcb tcb_ref state \equiv
    case kheap state tcb_ref of
                 \Rightarrow None
      | Some kobj \Rightarrow (case kobj of
           \texttt{TCB} tcb \Rightarrow Some tcb
        1_
                  \Rightarrow None)"
definition
   thread_get :: "(tcb \Rightarrow 'a) \Rightarrow obj_ref \Rightarrow ('a,'z::state_ext) s_monad"
   "thread_get f tptr \equiv do
      tcb ← gets_the $ get_tcb tptr;
      return $ f tcb
    od"
definition
   \texttt{thread\_set} \ :: \ \texttt{"(tcb} \ \Rightarrow \ \texttt{tcb)} \ \Rightarrow \ \texttt{obj\_ref} \ \Rightarrow \ \texttt{(unit,'z::state\_ext)} \ \ \texttt{s\_monad"}
where
```

```
"thread_set f tptr \equiv do
     tcb ← gets_the $ get_tcb tptr;
     set_object tptr $ TCB $ f tcb
   od"
definition
  get_thread_state :: "obj_ref \Rightarrow (thread_state,'z::state_ext) s_monad"
where
  "get\_thread\_state ref \equiv thread\_get tcb\_state ref"
definition set_thread_state_ext :: "obj_ref ⇒ unit det_ext_monad" where
  \verb"set_thread_state_ext t \equiv \verb"do"
     ts \( \text{get_thread_state t;} \)
     cur \leftarrow gets cur\_thread;
     action ← gets scheduler_action;
      \text{when ($\neg$ (runnable ts) $\land$ cur = t $\land$ action = resume\_cur\_thread) (set\_scheduler\_action choose\_new\_thread) } 
definition
  set_thread_state :: "obj_ref \Rightarrow thread_state \Rightarrow (unit,'z::state_ext) s_monad"
  "set_thread_state ref ts \equiv do
     tcb ← gets_the $ get_tcb ref;
     set_object ref (TCB (tcb (| tcb_state := ts |));
     do_extended_op (set_thread_state_ext ref)
   od"
definition
  set_priority :: "obj_ref ⇒ priority ⇒ unit det_ext_monad" where
  "set_priority tptr prio \equiv do
     tcb_sched_action tcb_sched_dequeue tptr;
     thread_set_priority tptr prio;
     ts \( \text{get_thread_state tptr;} \)
     when (runnable ts) $ tcb_sched_action tcb_sched_enqueue tptr;
     cur ← gets cur_thread;
     when (tptr = cur) reschedule_required
   od"
```

# 21.3 Synchronous and Asyncronous Endpoints

```
definition
  get_async_ep :: "obj_ref ⇒ (async_ep,'z::state_ext) s_monad"
where
  "get_async_ep ptr \equiv do
      kobj ← get_object ptr;
      case kobj of AsyncEndpoint e \Rightarrow return e
                     |  _{-} \Rightarrow  fail
   od"
definition
  set_async_ep :: "obj_ref \Rightarrow async_ep \Rightarrow (unit, 'z::state_ext) s_monad"
  "set_async_ep ptr aep \equiv do
      obj ← get_object ptr;
      assert (case obj of AsyncEndpoint aep \Rightarrow True | _ \Rightarrow False);
      set_object ptr (AsyncEndpoint aep)
21.4 IRQ State and Slot
definition
  \texttt{get\_irq\_state} \ :: \ \texttt{"irq} \ \Rightarrow \ (\texttt{irq\_state}, \texttt{`z} :: \texttt{state\_ext}) \ \texttt{s\_monad"} \ \mathbf{where}
 "get_irq_state irq \equiv gets (\lambdas. interrupt_states s irq)"
definition
  set_irq_state :: "irq_state \Rightarrow irq \Rightarrow (unit, 'z::state_ext) s_monad" where
 "set_irq_state state irq \equiv do
    modify (\lambdas. s (| interrupt_states := (interrupt_states s) (irq := state)));
    do_machine_op $ maskInterrupt (state = IRQInactive) irq
  od"
definition
  \texttt{get\_irq\_slot} \ :: \ \texttt{"irq} \ \Rightarrow \ (\texttt{cslot\_ptr}, \texttt{`z::state\_ext}) \ \texttt{s\_monad"} \ \mathbf{where}
 "get_irq_slot irq \equiv gets (\lambdast. (interrupt_irq_node st irq, []))"
21.5 User Context
Changes user context of specified thread by running specified user monad.
definition
  as_user :: "obj_ref \Rightarrow 'a user_monad \Rightarrow ('a,'z::state_ext) s_monad"
where
  "as_user tptr f \equiv do
    \texttt{tcb} \leftarrow \texttt{gets\_the} \texttt{\$} \texttt{get\_tcb} \texttt{tptr};
    uc ← return $ tcb_context tcb;
     (a, uc') ← select_f $ f uc;
```

new\_tcb ← return \$ tcb (| tcb\_context := uc' );

set\_object tptr (TCB new\_tcb);

return a

od"

end

# 22 Accessing CSpace

```
theory CSpaceAcc_A
imports KHeap_A
begin
```

This theory contains basic definitions for manipulating capabilities and CDTs.

## 22.1 Capability access

Recall that a capability may reside in either a CNode, or inside a TCB; the following definitions allow the kernel model to retrieve and update capabilities in a uniform fashion.

```
definition
```

```
get_cap :: "cslot_ptr \Rightarrow (cap,'z::state_ext) s_monad"
  "get_cap \equiv \lambda(oref, cref). do
      obj ← get_object oref;
      \mathtt{caps} \, \leftarrow \, \mathtt{case} \, \, \mathtt{obj} \, \, \mathtt{of} \, \,
                {\tt CNode \ sz \ cnode} \ \Rightarrow \ {\tt do}
                                        assert (well_formed_cnode_n sz cnode);
                                        return cnode
              | TCB tcb
                               ⇒ return (tcb_cnode_map tcb)
              | \_ \Rightarrow fail;
      assert_opt (caps cref)
   od"
definition
  set\_cap :: "cap \Rightarrow cslot\_ptr \Rightarrow (unit, 'z::state\_ext) s\_monad"
where
  "set_cap cap \equiv \lambda (oref, cref). do
      obj \leftarrow get\_object oref;
      obj' \leftarrow case obj of
                  {\tt CNode \ sz \ cn \Rightarrow if \ cref \in dom \ cn \ \land \ well\_formed\_cnode\_n \ sz \ cn}
                                        then return \ CNode sz \ cn (cref \mapsto cap)
                                        else fail
                | TCB tcb \Rightarrow
                        if cref = tcb_cnode_index 0 then
                            return $ TCB $ tcb (| tcb_ctable := cap |)
                        else if cref = tcb_cnode_index 1 then
                             return $ TCB $ tcb (| tcb_vtable := cap |)
                        else if cref = tcb_cnode_index 2 then
                             return $ TCB $ tcb (| tcb_reply := cap |)
                        else if cref = tcb_cnode_index 3 then
                             return $ TCB $ tcb (| tcb_caller := cap |)
                        else if cref = tcb_cnode_index 4 then
                             return $ TCB $ tcb (| tcb_ipcframe := cap |)
                | \_ \Rightarrow fail;
      set_object oref obj'
```

```
od"
```

Ensure a capability slot is empty.

```
definition
```

```
ensure_empty :: "cslot_ptr ⇒ (unit,'z::state_ext) se_monad"
where
  "ensure_empty slot ≡ doE
    cap ← liftE $ get_cap slot;
    whenE (cap ≠ NullCap) (throwError DeleteFirst)
odE"
```

## 22.2 Accessing the capability derivation tree

Set the capability derivation tree.

```
definition
```

```
set_cdt :: "cdt \Rightarrow (unit,'z::state_ext) s_monad"
where
"set_cdt t \Rightarrow do
    s \Lefta get;
    put $ s(| cdt := t |)
od"
```

Update the capability derivation tree.

```
definition
```

```
update_cdt :: "(cdt \Rightarrow cdt) \Rightarrow (unit,'z::state_ext) s_monad"
where
   "update_cdt f \equiv do
        t \Lefta gets cdt;
        set_cdt (f t)
   od"
```

Set the original flag for a given cap slot.

#### definition

Definitions and syntax for predicates on capability derivation.

#### definition

```
is_cdt_parent :: "cdt \Rightarrow cslot_ptr \Rightarrow cslot_ptr \Rightarrow bool" where "is_cdt_parent t p c \equiv t c = Some p"
```

#### definition

```
\label{eq:cdt_parent_rel} $\tt cdt_parent_rel :: "cdt \Rightarrow (cslot_ptr \times cslot_ptr) \ set" \ where $\tt cdt_parent_rel \ t \equiv \{(p,c). \ is\_cdt_parent \ t \ p \ c\}"$$
```

### abbreviation

```
parent_of :: "cdt \Rightarrow cslot_ptr \Rightarrow cslot_ptr \Rightarrow bool" ("_ \vdash _ cdt'_parent'_of _" [60,0,60] 61) where "t \vdash p cdt_parent_of c \equiv (p,c) \in cdt_parent_rel t"
```

### abbreviation

```
parent_of_trancl :: "cdt \Rightarrow cslot_ptr \Rightarrow cslot_ptr \Rightarrow bool" ("_ \vdash _ cdt'_parent'_of^+ _" [60,0,60] 61) where

"t \vdash x cdt_parent_of^+ y \equiv (x, y) \in (cdt_parent_rel t)^+"

abbreviation

parent_of_rtrancl :: "cdt \Rightarrow cslot_ptr \Rightarrow cslot_ptr \Rightarrow bool" ("_ \vdash _ cdt'_parent'_of* _" [60,0,60] 61) where

"t \vdash x cdt_parent_of* y \equiv (x, y) \in (cdt_parent_rel t)*"

notation

parent_of ("_ \models _ \leadsto _" [60,0,60] 60)
and

parent_of_trancl ("_ \models _ \Longrightarrow _" [60,0,60] 60)
```

The set of descendants of a particular slot in the CDT.

### definition

```
\label{eq:descendants_of} \begin{array}{ll} \texttt{descendants\_of} \ :: \ \texttt{"cslot\_ptr} \ \Rightarrow \ \texttt{cdt} \ \Rightarrow \ \texttt{cslot\_ptr} \ \texttt{set"} \ \mathbf{where} \\ \texttt{"descendants\_of} \ p \ t \ \equiv \ \{q. \ (p,q) \ \in \ (\texttt{cdt\_parent\_rel} \ t)^+\} \texttt{"} \end{array}
```

end

# 23 Accessing the ARM VSpace

```
theory ArchVSpaceAcc_A
imports KHeap_A
begin
```

This part of the specification is fairly concrete as the machine architecture is visible to the user in seL4 and therefore needs to be described. The abstraction compared to the implementation is in the data types for kernel objects. The interface which is rich in machine details remains the same.

## 23.1 Encodings

The lowest virtual address in the kernel window. The kernel reserves the virtual addresses from here up in every virtual address space.

Convert a set of rights into binary form.

#### definition

```
word_from_vm_rights :: "vm_rights \Rightarrow word32" where "word_from_vm_rights R \equiv if vm_read_write \subseteq R then 3 else if vm_read_only \subseteq R then 2 else 1"
```

Encode a page directory entry into the equivalent entry that the page table walker implemented in ARM hardware would parse.

#### definition

```
word_from_pde :: "pde \Rightarrow machine_word" where
"word_from_pde pde \equiv case pde of
  {\tt InvalidPDE} \ \Rightarrow \ {\tt O}
\mid PageTablePDE table attrib domain \Rightarrow 1 \mid \mid
  table && Oxfffffc00 ||
  (if ParityEnabled \in attrib then 1 << 9 else 0) ||
  ((domain && Oxf) << 5)
| SectionPDE frame attrib domain rights \Rightarrow 2 ||
  frame && 0xfff00000 ||
  (if ParityEnabled \in attrib then (1 << 9) else 0) ||
  (if PageCacheable \in attrib then (1 << 2) || (1 << 3) else 0) ||
  ((domain && Oxf) << 5) ||
  (if Global \in attrib then 0 else (1 << 17)) ||
  (word_from_vm_rights rights << 10)</pre>
| SuperSectionPDE frame attrib rights \Rightarrow 2 ||
  (1 << 18) ||
  (frame && 0xff000000) ||
  (if ParityEnabled \in attrib then 1 << 9 else 0) ||
  (if PageCacheable \in attrib then (1 << 2) || (1 << 3) else 0) ||
  (if Global \in attrib then 0 else (1 << 17)) ||
  (word_from_vm_rights rights << 10)"
```

Encode a page table entry into the equivalent entry that the page table walker implemented in ARM hardware would parse.

```
definition
  word\_from\_pte :: "pte \Rightarrow machine\_word" where
  "word_from_pte pte \equiv case pte of
    {\tt InvalidPTE} \, \Rightarrow \, 0
  | LargePagePTE frame attrib rights \Rightarrow
                                                 1 ||
    (frame && Oxffff0000) ||
    (if PageCacheable \in attrib then (1 << 2) || (1 << 3) else 0) ||
    (word_from_vm_rights rights * 85 << 4)</pre>
  | (SmallPagePTE frame attrib rights) \Rightarrow
    (frame && Oxfffff000) ||
    (if PageCacheable \in attrib then (1 << 2) || (1 << 3) else 0) ||
    (word_from_vm_rights rights * 85 << 4)"</pre>
The high bits of a virtual ASID.
  asid_high_bits_of :: "asid <math>\Rightarrow word8" where
  "asid_high_bits_of asid \equiv ucast (asid >> asid_low_bits)"
23.2 Kernel Heap Accessors
Manipulate ASID pools, page directories and page tables in the kernel heap.
  get_asid_pool :: "obj_ref \Rightarrow (10 word \Rightarrow obj_ref,'z::state_ext) s_monad" where
  "get_asid_pool ptr \equiv do
     kobj ← get_object ptr;
     (case kobj of ArchObj (ASIDPool pool) ⇒ return pool
                  | _ ⇒ fail)
   od"
definition
  set_asid_pool :: "obj_ref \Rightarrow (10 word \rightarrow obj_ref) \Rightarrow (unit, 'z::state_ext) s_monad" where
 "set_asid_pool ptr pool \equiv do
    v ← get_object ptr;
    assert (case v of ArchObj (arch_kernel_obj.ASIDPool p) \Rightarrow True | _ \Rightarrow False);
    set_object ptr (ArchObj (arch_kernel_obj.ASIDPool pool))
definition
  get_pd :: "obj_ref \Rightarrow (12 word \Rightarrow pde,'z::state_ext) s_monad" where
  "get_pd ptr \equiv do
     kobj ← get_object ptr;
     (case kobj of ArchObj (PageDirectory pd) \Rightarrow return pd
                   | _ ⇒ fail)
   od"
definition
  set_pd :: "obj_ref \Rightarrow (12 word \Rightarrow pde) \Rightarrow (unit,'z::state_ext) s_monad" where
  "set_pd ptr pd \equiv do
     kobj ← get_object ptr;
     assert (case kobj of ArchObj (PageDirectory pd) \Rightarrow True | \_\Rightarrow False);
     set_object ptr (ArchObj (PageDirectory pd))
The following function takes a pointer to a PDE in kernel memory and returns the actual PDE.
```

```
get_pde :: "obj_ref \Rightarrow (pde,'z::state_ext) s_monad" where
```

```
"get_pde ptr \equiv do
     base \( \tau \text{ return (ptr && ~~mask pd_bits);} \)
     offset \( \text{return ((ptr && mask pd_bits) >> 2);}
     pd ← get_pd base;
     return $ pd (ucast offset)
   od"
definition
  store_pde :: "obj_ref \Rightarrow pde \Rightarrow (unit, 'z::state_ext) s_monad" where
  "store_pde p pde \equiv do
   base ← return (p && ~~mask pd_bits);
    offset ← return ((p && mask pd_bits) >> 2);
    pd ← get_pd base;
    pd' \leftarrow return $ pd (ucast offset := pde);
    set_pd base pd'
  od"
definition
  get_pt :: "obj_ref \Rightarrow (word8 \Rightarrow pte, 'z::state_ext) s_monad" where
  "get_pt ptr \equiv do
     kobj ← get_object ptr;
      (case kobj of ArchObj (PageTable pt) ⇒ return pt
                   | \_ \Rightarrow fail)
   od"
definition
  set_pt :: "obj_ref \Rightarrow (word8 \Rightarrow pte) \Rightarrow (unit, 'z::state_ext) s_monad" where
  "set_pt ptr pt \equiv do
     kobj ← get_object ptr;
     assert (case kobj of ArchObj (PageTable _) \Rightarrow True | _ \Rightarrow False);
     set_object ptr (ArchObj (PageTable pt))
   od"
```

The following function takes a pointer to a PTE in kernel memory and returns the actual PTE.

```
get_pte :: "obj_ref \Rightarrow (pte,'z::state_ext) s_monad" where
  "get_pte ptr \equiv do
     base \( \text{return (ptr && ~~mask pt_bits);} \)
      offset \( \text{return ((ptr && mask pt_bits) >> 2);}
     pt ← get_pt base;
     return $ pt (ucast offset)
   od"
definition
  store_pte :: "obj_ref \Rightarrow pte \Rightarrow (unit, 'z::state_ext) s_monad" where
  "store_pte p pte \equiv do
    \texttt{base} \leftarrow \texttt{return} \ (\texttt{p \&\& ~~mask pt\_bits});
    offset \( \text{return ((p && mask pt_bits) >> 2);}
    pt \leftarrow get_pt base;
    pt' ← return $ pt (ucast offset := pte);
    set_pt base pt'
  od"
```

## 23.3 Basic Operations

The kernel window is mapped into every virtual address space from the kernel\_base pointer upwards. This function copies the mappings which create the kernel window into a new page directory object.

#### definition

Walk the page directories and tables in software.

The following function takes a page-directory reference as well as a virtual address and then computes a pointer to the PDE in kernel memory

#### definition

```
lookup_pd_slot :: "word32 \Rightarrow vspace_ref \Rightarrow word32" where "lookup_pd_slot pd vptr \equiv let pd_index = vptr >> 20 in pd + (pd_index << 2)"
```

The following function takes a page-directory reference as well as a virtual address and then computes a pointer to the PTE in kernel memory. Note that the function fails if the virtual address is mapped on a section or super section.

### definition

```
lookup_pt_slot :: "word32 \Rightarrow vspace_ref \Rightarrow (word32,'z::state_ext) lf_monad" where
"lookup_pt_slot pd vptr \Rightarrow doE

pd_slot \Lappa return0k (lookup_pd_slot pd vptr);
pde \Lappa liftE \Rightarrow get_pde pd_slot;
(case pde of

PageTablePDE ptab _ _ \Rightarrow (doE

pt \Lappa return0k (ptrFromPAddr ptab);
pt_index \Lappa return0k ((vptr >> 12) && 0xff);
pt_slot \Lappa return0k (pt + (pt_index << 2));
return0k pt_slot
odE)

| _ \Rightarrow throwError \Rightarrow MissingCapability 20)</pre>
```

A non-failing version of lookup\_pt\_slot when the pd is already known

#### definition

```
lookup_pt_slot_no_fail :: "word32 \Rightarrow vspace_ref \Rightarrow word32"
where
   "lookup_pt_slot_no_fail pt vptr \Rightarrow
   let pt_index = ((vptr >> 12) && Oxff)
   in pt + (pt_index << 2)"</pre>
```

end

# 24 ARM Object Invocations

```
theory ArchInvocation_A imports Structures_A begin
```

These datatypes encode the arguments to the various possible ARM-specific system calls. Accessors are defined for various fields for convenience elsewhere.

```
datatype flush_type = Clean | Invalidate | CleanInvalidate | Unify
datatype page_directory_invocation =
    PageDirectoryFlush flush_type vspace_ref vspace_ref word32 obj_ref asid
  | PageDirectoryNothing
primrec
 pd_flush_type :: "page_directory_invocation \Rightarrow flush_type"
  "pd_flush_type (PageDirectoryFlush typ start end pstart pd asid) = typ"
primrec
 pd_flush_start :: "page_directory_invocation \Rightarrow vspace_ref"
where
  "pd_flush_start (PageDirectoryFlush typ start end pstart pd asid) = start"
primrec
 pd_flush_end :: "page_directory_invocation \Rightarrow vspace_ref"
  "pd_flush_end (PageDirectoryFlush typ start end pstart pd asid) = end"
primrec
 pd_flush_pstart :: "page_directory_invocation <math>\Rightarrow word32"
where
  "pd_flush_pstart (PageDirectoryFlush typ start end pstart pd asid) = pstart"
primrec
 {\tt pd\_flush\_pd} \ :: \ "{\tt page\_directory\_invocation} \ \Rightarrow \ {\tt obj\_ref"}
  "pd_flush_pd (PageDirectoryFlush typ start end pstart pd asid) = pd"
primrec
 pd_flush_asid :: "page_directory_invocation \Rightarrow asid"
where
  "pd_flush_asid (PageDirectoryFlush typ start end pstart pd asid) = asid"
datatype page_table_invocation =
    PageTableMap cap cslot_ptr pde obj_ref
  | PageTableUnmap cap cslot_ptr
datatype asid_control_invocation =
    MakePool obj_ref cslot_ptr cslot_ptr asid
datatype asid_pool_invocation =
    Assign asid obj_ref cslot_ptr
```

```
datatype page_invocation
     = PageMap
          asid
          cap
          cslot_ptr
          "pte \times (obj_ref list) + pde \times (obj_ref list)"
     | PageRemap
          asid
          "pte × (obj_ref list) + pde × (obj_ref list)"
      | PageUnmap
          arch_cap
          cslot_ptr
     | PageFlush
          flush_type
          vspace_ref
          vspace_ref
          word32
          obj_ref
          asid
     | PageGetAddr
          obj_ref
primrec
  {\tt page\_map\_cap} \ :: \ "{\tt page\_invocation} \ \Rightarrow \ {\tt cap}"
where
  "page_map_cap (PageMap a c p x) = c"
primrec
 page_map_asid :: "page_invocation \Rightarrow asid"
where
  "page_map_asid (PageMap a c p x) = a"
 page_map_ct_slot :: "page_invocation \Rightarrow cslot_ptr"
where
  "page_map_ct_slot (PageMap a c p x) = p"
primrec
  page_map_entries :: "page_invocation \Rightarrow pte \times (obj_ref list) + pde \times (obj_ref list)"
where
  "page_map_entries (PageMap a c p x) = x"
  page_remap_entries :: "page_invocation \Rightarrow pte \times (obj_ref list) + pde \times (obj_ref list)"
where
  "page_remap_entries (PageRemap a x) = x"
primrec
  page\_remap\_asid :: "page\_invocation \Rightarrow asid"
where
  "page_remap_asid (PageRemap a x) = a"
primrec
  page\_unmap\_cap :: "page\_invocation \Rightarrow arch\_cap"
  "page_unmap_cap (PageUnmap c p) = c"
primrec
  page_unmap_cap_slot :: "page_invocation \Rightarrow cslot_ptr"
```

```
where
  "page_unmap_cap_slot (PageUnmap c p) = p"
primrec
  page_flush_pd :: "page_invocation \Rightarrow obj_ref"
where
  "page_flush_pd (PageFlush typ start end pstart pd asid) = pd"
primrec
  page_flush_asid :: "page_invocation \Rightarrow asid"
where
  "page_flush_asid (PageFlush typ start end pstart pd asid) = asid"
primrec
  {\tt page\_flush\_type} \ :: \ "page\_invocation \ \Rightarrow \ {\tt flush\_type"}
where
  "page_flush_type (PageFlush typ start end pstart pd asid) = typ"
primrec
  page_flush_start :: "page_invocation ⇒ vspace_ref"
where
  "page_flush_start (PageFlush typ start end pstart pd asid) = start"
primrec
  {\tt page\_flush\_end} \; :: \; {\tt "page\_invocation} \; \Rightarrow \; {\tt vspace\_ref"}
where
  "page_flush_end (PageFlush typ start end pstart pd asid) = end"
primrec
  page_flush_pstart :: "page_invocation \Rightarrow word32"
where
  "page_flush_pstart (PageFlush typ start end pstart pd asid) = pstart"
primrec
  page_get_paddr :: "page_invocation \Rightarrow obj_ref"
where
  "page_get_paddr (PageGetAddr ptr) = ptr"
datatype arch_invocation
     = InvokePageTable page_table_invocation
     | InvokePageDirectory page_directory_invocation
     | InvokePage page_invocation
     | InvokeASIDControl asid_control_invocation
     | InvokeASIDPool asid_pool_invocation
typedecl arch_interrupt_control
end
```

# 25 Kernel Object Invocations

```
theory Invocations_A
imports ArchInvocation_A
begin
These datatypes encode the arguments to the available system calls.
datatype cnode_invocation =
    InsertCall cap cslot_ptr cslot_ptr
  | MoveCall cap cslot_ptr cslot_ptr
  | RevokeCall cslot_ptr
  | DeleteCall cslot_ptr
  | RotateCall cap cap cslot_ptr cslot_ptr cslot_ptr
  | SaveCall cslot_ptr
  | RecycleCall cslot_ptr
datatype untyped_invocation =
    Retype cslot_ptr obj_ref obj_ref apiobject_type nat "cslot_ptr list"
datatype arm_copy_register_sets =
    ARMNoExtraRegisters
datatype tcb_invocation =
    WriteRegisters word32 bool "word32 list" arm_copy_register_sets
  | ReadRegisters word32 bool word32 arm_copy_register_sets
  | CopyRegisters word32 word32 bool bool bool bool arm_copy_register_sets
  | ThreadControl word32 cslot_ptr "cap_ref option" "word8 option"
                  "(cap * cslot_ptr) option" "(cap * cslot_ptr) option"
                  "(vspace_ref * (cap * cslot_ptr) option) option"
  | Suspend "word32"
  | Resume "word32"
datatype irq_control_invocation =
    IRQControl irq cslot_ptr cslot_ptr
  | InterruptControl arch_interrupt_control
datatype irq_handler_invocation =
    ACKIrq irq
  | SetIRQHandler irq cap cslot_ptr
  | ClearIRQHandler irq
datatype invocation =
    InvokeUntyped untyped_invocation
  | InvokeEndpoint obj_ref word32 bool
  | InvokeAsyncEndpoint obj_ref word32 word32
  | InvokeReply obj_ref cslot_ptr
  | InvokeTCB tcb_invocation
  | InvokeDomain obj_ref word8
  | InvokeCNode cnode_invocation
  | InvokeIRQControl irq_control_invocation
  | InvokeIRQHandler irq_handler_invocation
  | InvokeArchObject arch_invocation
```

 $\mathbf{end}$ 

# 26 Retyping and Untyped Invocations

```
theory Retype_A
imports
    CSpaceAcc_A
    ArchVSpaceAcc_A
    Invocations_A
begin
```

## 26.1 Creating Caps

The original capability created when an object of a given type is created with a particular address and size.

```
primrec
  default\_cap :: "apiobject\_type <math>\Rightarrow obj\_ref \Rightarrow nat \Rightarrow cap"
where
  "default_cap CapTableObject oref s = CNodeCap oref s []"
| "default_cap Untyped oref s = UntypedCap oref s 0"
| "default_cap TCBObject oref s = ThreadCap oref"
| "default_cap EndpointObject oref s = EndpointCap oref O UNIV"
| "default_cap AsyncEndpointObject oref s =
     AsyncEndpointCap oref O {AllowRead, AllowWrite}"
| "default_cap (ArchObject aobj) oref s = ArchObjectCap (arch_default_cap aobj oref s)"
Create and install a new capability to a newly created object.
definition
  create_cap ::
  "apiobject_type \Rightarrow nat \Rightarrow cslot_ptr \Rightarrow cslot_ptr \times obj_ref \Rightarrow (unit,'z::state_ext) s_monad"
  "create_cap type bits untyped \equiv \lambda(\texttt{dest,oref}). do
    dest_p \leftarrow gets (\lambda s. cdt s dest);
    cdt \leftarrow gets cdt;
    set_cdt (cdt (dest → untyped));
    do_extended_op (create_cap_ext untyped dest dest_p);
    set_original dest True;
    set_cap (default_cap type oref bits) dest
   od"
```

# 26.2 Creating Objects

Properties of an empty CNode object.

```
definition
```

```
empty_cnode :: "nat \Rightarrow cnode_contents" where "empty_cnode bits \equiv \lambda x. if length x = bits then Some NullCap else None"
```

The initial state objects of various types are in when created.

```
default_object :: "apiobject_type \Rightarrow nat \Rightarrow kernel_object" where "default_object api n \equiv case api of
```

```
Untyped ⇒ undefined

| CapTableObject ⇒ CNode n (empty_cnode n)

| TCBObject ⇒ TCB default_tcb

| EndpointObject ⇒ Endpoint default_ep

| AsyncEndpointObject ⇒ AsyncEndpoint default_async_ep

| ArchObject aobj ⇒ ArchObj (default_arch_object aobj n)"
```

The size in bits of the objects that will be created when a given type and size is requested.

#### definition

## 26.3 Main Retype Implementation

Create numObjects objects, starting from obj\_ref, return of list pointers to them. For some types, each returned pointer points to a group of objects.

#### definition

```
retype_region :: "obj_ref ⇒ nat ⇒ nat ⇒ apiobject_type ⇒ (obj_ref list,'z::state_ext) s_monad"
where
   "retype_region ptr numObjects o_bits type ≡ do
    obj_size ← return $ 2 ^ obj_bits_api type o_bits;
    ptrs ← return $ map (λp. ptr_add ptr (p * obj_size)) [0..< numObjects];
    when (type ≠ Untyped) (do
        kh ← gets kheap;
        kh' ← return $ foldr (λp kh. kh(p → default_object type o_bits)) ptrs kh;
        do_extended_op (retype_region_ext ptrs type);
        modify $ kheap_update (K kh')
    od);
    return $ ptrs
od"</pre>
```

## 26.4 Invoking Untyped Capabilities

Remove objects from a region of the heap.

#### definition

```
detype :: "(obj_ref set) \Rightarrow 'z::state_ext state \Rightarrow 'z::state_ext state" where "detype S s \equiv s (| kheap := (\lambdax. if x \in S then None else kheap s x), exst := detype_ext S (exst s))"
```

Delete objects within a specified region.

#### definition

```
delete_objects :: "word32 ⇒ nat ⇒ (unit, 'z::state_ext) s_monad" where
"delete_objects ptr bits = do
    do_machine_op (freeMemory ptr bits);
    modify (detype {ptr..ptr + 2 ^ bits - 1})
od"
```

This is a placeholder function. We may wish to extend the specification with explicitly tagging kernel data regions in memory.

#### definition

```
reserve_region :: "obj_ref \Rightarrow nat \Rightarrow bool \Rightarrow (unit,'z::state_ext) s_monad" where "reserve_region ptr byteLength is_kernel \equiv return ()"
```

Create 4096-byte frame objects that can be mapped into memory. These must be cleared to prevent past contents being revealed.

#### definition

```
create_word_objects :: "word32 ⇒ nat ⇒ nat ⇒ (unit,'z::state_ext) s_monad" where
"create_word_objects ptr numObjects sz ≡
do
   byteLength ← return $ numObjects * 2 ^ sz;
   reserve_region ptr byteLength True;
   rst ← return (map (λ n. (ptr + (n << sz))) [0 .e. (of_nat numObjects) - 1]);
   do_machine_op $ mapM_x (λx. clearMemory x (2 ^ sz)) rst
od"</pre>
```

Initialise architecture-specific objects.

#### definition

```
init_arch_objects :: "apiobject_type \Rightarrow obj_ref \Rightarrow nat \Rightarrow nat \Rightarrow obj_ref list \Rightarrow (unit,'z::state_ext)
s_monad"
where
   "init_arch_objects new_type ptr num_objects obj_sz refs \Rightarrow case new_type of
   ApphObjects CrellDescObj \Rightarrow cases and objects attribute the state of the sta
```

```
ArchObject SmallPageObj ⇒ create_word_objects ptr num_objects 12

| ArchObject LargePageObj ⇒ create_word_objects ptr num_objects 16

| ArchObject SectionObj ⇒ create_word_objects ptr num_objects 20

| ArchObject SuperSectionObj ⇒ create_word_objects ptr num_objects 24

| ArchObject PageTableObj ⇒ do_machine_op $ mapM_x (λx. cleanCacheRange_PoU x (x + ((1::word32) << pt_bits) - 1) (addrFromPPtr x)) refs

| ArchObject PageDirectoryObj ⇒ do mapM_x copy_global_mappings refs; do_machine_op $ mapM_x (λx. cleanCacheRange_PoU x (x + ((1::word32) << pd_bits) - 1) (addrFromPPtr x)) refs

od

| _ ⇒ return ()"
```

Untyped capabilities confer authority to the Retype method. This clears existing objects from a region, creates new objects of the requested type, initialises them and installs new capabilities to them.

### $\mathbf{fun}$

```
invoke_untyped :: "untyped_invocation ⇒ (unit,'z::state_ext) s_monad"
where
"invoke_untyped (Retype src_slot base free_region_base new_type obj_sz slots) =
do
    cap ← get_cap src_slot;

(* If we are creating the first object, detype the entire region. *)
when (base = free_region_base)
    $ delete_objects base (bits_of cap);

(* Update the untyped cap to track the amount of space used. *)
total_object_size ← return $ (of_nat (length slots) << (obj_bits_api new_type obj_sz));
free_ref ← return $ free_region_base + total_object_size;
set_cap (UntypedCap base (bits_of cap) (unat (free_ref - base))) src_slot;

(* Create new objects. *)
orefs ← retype_region free_region_base (length slots) obj_sz new_type;</pre>
```

## 26 Retyping and Untyped Invocations

```
init_arch_objects new_type free_region_base (length slots) obj_sz orefs;
sequence_x (map (create_cap new_type obj_sz src_slot) (zip slots orefs))
od"
```

 $\mathbf{end}$ 

# 27 ARM VSpace Functions

```
theory ArchVSpace_A imports Retype_A begin
```

Save the set of entries that would be inserted into a page table or page directory to map various different sizes of frame at a given virtual address.

```
fun create_mapping_entries ::
  "paddr \Rightarrow vspace_ref \Rightarrow vmpage_size \Rightarrow vm_rights \Rightarrow vm_attributes \Rightarrow word32 \Rightarrow
  ((pte * word32 list) + (pde * word32 list), 'z::state_ext) se_monad"
where
  "create_mapping_entries base vptr ARMSmallPage vm_rights attrib pd =
  doE
    p \, \leftarrow \, \texttt{lookup\_error\_on\_failure False \$ lookup\_pt\_slot pd vptr};
    returnOk $ Inl (SmallPagePTE base (attrib - {Global, ParityEnabled})
                                     vm_rights, [p])
  odE"
| "create_mapping_entries base vptr ARMLargePage vm_rights attrib pd =
    p \, \leftarrow \, \texttt{lookup\_error\_on\_failure False \$ lookup\_pt\_slot pd vptr};
    returnOk $ Inl (LargePagePTE base (attrib - {Global, ParityEnabled})
                                     vm_rights, [p, p + 4 .e. p + 60])
  odE"
| "create_mapping_entries base vptr ARMSection vm_rights attrib pd =
    p ← returnOk (lookup_pd_slot pd vptr);
    returnOk $ Inr (SectionPDE base (attrib - {Global}) 0 vm_rights, [p])
  odE"
| "create_mapping_entries base vptr ARMSuperSection vm_rights attrib pd =
    p ← returnOk (lookup_pd_slot pd vptr);
    returnOk $ Inr (SuperSectionPDE base (attrib - {Global}) vm_rights, [p, p + 4 .e. p + 60])
definition get_master_pde :: "word32 \Rightarrow (ARM_Structs_A.pde,'z::state_ext)s_monad"
  where "get_master_pde ptr \equiv do
    pde \leftarrow (get_pde (ptr && ~~ mask 6));
    (case pde of ARM_Structs_A.pde.SuperSectionPDE _ _ \_ \Rightarrow return pde
    | \_ \Rightarrow get_pde ptr)
  od"
definition get_master_pte :: "word32 \Rightarrow (ARM_Structs_A.pte, 'z::state_ext)s_monad"
  where "get_master_pte ptr \equiv do
    pte \( (get_pte (ptr && ~~ mask 6));
    (case pte of ARM_Structs_A.pte.LargePagePTE \_ \_ \Rightarrow return pte
    | \_ \Rightarrow get_pte ptr)
```

Placing an entry which maps a frame within the set of entries that map a larger frame is unsafe. This

function checks that given entries replace either invalid entries or entries of the same granularity.

```
fun ensure_safe_mapping ::
  "(pte * word32 list) + (pde * word32 list) \Rightarrow (unit,'z::state_ext) se_monad"
where
"ensure_safe_mapping (Inl (InvalidPTE, _)) = returnOk ()"
"ensure_safe_mapping (Inl (SmallPagePTE _ _ _, pt_slots)) =
     {\tt mapME\_x} (\lambda {\tt slot.} (doE
          \texttt{pte} \; \leftarrow \; \texttt{liftE} \; \$ \; \texttt{get\_master\_pte} \; \; \texttt{slot};
          (case pte of
                  {\tt InvalidPTE} \, \Rightarrow \, {\tt return0k} \, \, \, ()
                | SmallPagePTE \_ \_ \Rightarrow returnOk ()
                | _ ⇒ throwError DeleteFirst)
     odE)) pt_slots"
"ensure_safe_mapping (Inl (LargePagePTE _ _ _, pt_slots)) =
     mapME_x (\lambda slot. (doE
          pte \( \) liftE \( \) get_master_pte slot;
          (case pte of
                  {\tt InvalidPTE} \Rightarrow {\tt return0k} \ ()
                | LargePagePTE \_ \_ \Rightarrow returnOk ()
                | _ \Rightarrow throwError DeleteFirst
     odE)) pt_slots"
"ensure_safe_mapping (Inr (InvalidPDE, _)) = returnOk ()"
"ensure_safe_mapping (Inr (PageTablePDE _ _ _, _)) = fail"
1
"ensure_safe_mapping (Inr (SectionPDE _ _ _ , pd_slots)) =
     \mathtt{mapME}_{\mathtt{x}} (\lambda slot. (doE
          \texttt{pde} \, \leftarrow \, \texttt{liftE} \, \, \texttt{\$} \, \, \texttt{get\_master\_pde} \, \, \texttt{slot};
          (case pde of
                  InvalidPDE ⇒ returnOk ()
                | SectionPDE \_ \_ \_ \Rightarrow returnOk ()
                | \_ \Rightarrow throwError DeleteFirst
                )
     odE)) pd_slots"
1
"ensure_safe_mapping (Inr (SuperSectionPDE _ _ _ , pd_slots)) =
     mapME_x (\lambda slot. (doE
          pde \, \leftarrow \, \texttt{liftE \$ get\_master\_pde slot;}
          (case pde of
                  {\tt InvalidPDE} \, \Rightarrow \, {\tt return0k} \, \, ()
                | SuperSectionPDE \_ \_ \Rightarrow returnOk ()
                | \_ \Rightarrow throwError DeleteFirst
               )
     odE)) pd_slots"
```

Look up a thread's IPC buffer and check that the thread has the right authority to read or (in the receiver case) write to it.

```
lookup_ipc_buffer :: "bool ⇒ word32 ⇒ (word32 option,'z::state_ext) s_monad" where
"lookup_ipc_buffer is_receiver thread ≡ do
   buffer_ptr ← thread_get tcb_ipc_buffer thread;
   buffer_frame_slot ← return (thread, tcb_cnode_index 4);
   buffer_cap ← get_cap buffer_frame_slot;
```

```
(case buffer_cap of
      ArchObjectCap (PageCap p R vms _) ⇒
         if vm\_read\_write \subseteq R \lor vm\_read\_only \subseteq R \land \neg is\_receiver
         then return $ Some $ p + (buffer_ptr && mask (pageBitsForSize vms))
         else return None
    | \_ \Rightarrow  return None)
Locate the page directory associated with a given virtual ASID.
definition
find_pd_for_asid :: "asid => (word32, 'z::state_ext) lf_monad" where
"find_pd_for_asid asid \equiv doE
    assertE (asid > 0);
    asid_table \leftarrow liftE $ gets (arm_asid_table \circ arch_state);
    pool_ptr \( \text{returnOk (asid_table (asid_high_bits_of asid));} \)
    pool \leftarrow (case pool_ptr of
                 Some ptr \Rightarrow liftE $ get_asid_pool ptr
               | None ⇒ throwError InvalidRoot);
    pd \leftarrow \texttt{return0k (pool (ucast asid));}
    (case pd of
           Some ptr \Rightarrow return0k ptr
         | None ⇒ throwError InvalidRoot)
odE"
Locate the page directory and check that this process succeeds and returns a pointer to a real page
directory.
definition
find_pd_for_asid_assert :: "asid <math>\Rightarrow (word32, 'z::state_ext) s_monad" where
"find_pd_for_asid_assert asid \equiv do
   pd ← find_pd_for_asid asid <catch> K fail;
   get_pde pd;
   return pd
Format a VM fault message to be passed to a thread's supervisor after it encounters a page fault.
handle_vm_fault :: "word32 \Rightarrow vmfault_type \Rightarrow (unit,'z::state_ext) f_monad"
where
"handle_vm_fault thread ARMDataAbort = doE
    addr \( \) liftE \( \) do_machine_op getFAR;
    fault \( \) liftE \( \) do_machine_op getDFSR;
    throwError $ VMFault addr [0, fault && mask 12]
odE"
"handle_vm_fault thread ARMPrefetchAbort = doE
    pc \leftarrow liftE $ as_user thread $ getRestartPC;
    \texttt{fault} \leftarrow \texttt{liftE} \texttt{\$} \texttt{do\_machine\_op} \texttt{getIFSR};
    throwError $ VMFault pc [1, fault && mask 12]
Load the optional hardware ASID currently associated with this virtual ASID.
load_hw_asid :: "asid ⇒ (hardware_asid option, 'z::state_ext) s_monad" where
"load_hw_asid asid \equiv do
    asid_map ← gets (arm_asid_map ∘ arch_state);
    return $ option_map fst $ asid_map asid
od"
```

Associate a hardware ASID with a virtual ASID.

```
definition
```

```
store_hw_asid :: "asid \Rightarrow hardware_asid \Rightarrow (unit, 'z::state_ext) s_monad" where "store_hw_asid asid hw_asid \equiv do pd \leftarrow find_pd_for_asid_assert asid; asid_map \leftarrow gets (arm_asid_map \circ arch_state); asid_map' \leftarrow return (asid_map (asid \mapsto (hw_asid, pd))); modify (\lambdas. s (| arch_state := (arch_state s) (| arm_asid_map := asid_map' |||)); hw_asid_map \leftarrow gets (arm_hwasid_table \circ arch_state); hw_asid_map' \leftarrow return (hw_asid_map (hw_asid \mapsto asid)); modify (\lambdas. s (| arch_state := (arch_state s) (| arm_hwasid_table := hw_asid_map' |||)) od"
```

Clear all TLB mappings associated with this virtual ASID.

#### definition

Flush all cache and TLB entries associated with this virtual ASID.

#### definition

```
flush_space :: "asid ⇒ (unit,'z::state_ext) s_monad" where
"flush_space asid ≡ do
    maybe_hw_asid ← load_hw_asid asid;
    do_machine_op cleanCaches_PoU;
    (case maybe_hw_asid of
        None ⇒ return ()
        | Some hw_asid ⇒ do_machine_op $ invalidateTLB_ASID hw_asid)
od"
```

Remove any mapping from this virtual ASID to a hardware ASID.

#### definition

```
invalidate_asid :: "asid \Rightarrow (unit,'z::state_ext) s_monad" where "invalidate_asid asid \equiv do asid_map \leftarrow gets (arm_asid_map \circ arch_state); asid_map' \leftarrow return (asid_map (asid:= None)); modify (\lambdas. s (| arch_state := (arch_state s) (| arm_asid_map := asid_map' ||)) od"
```

Remove any mapping from this hardware ASID to a virtual ASID.

#### definition

```
\label{eq:controller} \begin{tabular}{lll} invalidate_hw_asid_entry :: "hardware_asid $\Rightarrow$ (unit,'z::state_ext) s_monad" where "invalidate_hw_asid_entry hw_asid $\equiv$ do $$ hw_asid_map $\leftarrow$ gets (arm_hwasid_table $\circ$ arch_state); $$ hw_asid_map' $\leftarrow$ return (hw_asid_map (hw_asid:= None)); $$ modify ($\lambda s. s (| arch_state := (arch_state s) (| arm_hwasid_table := hw_asid_map' ||)) $$ od" $$ \end{tabular}
```

Remove virtual to physical mappings in either direction involving this virtual ASID.

```
invalidate_asid_entry :: "asid \Rightarrow (unit, 'z::state_ext) s_monad" where "invalidate_asid_entry asid \equiv do
```

```
\label{eq:maybe_hw_asid} $$ \mbox{maybe_hw_asid} \leftarrow \mbox{load_hw_asid} $$ asid; $$ \mbox{when (maybe_hw_asid} \neq \mbox{None) $$ invalidate_hw_asid_entry (the maybe_hw_asid); $$ invalidate_asid asid $$ \mbox{od"} $$
```

Locate a hardware ASID that is not in use, if necessary by reclaiming one from another virtual ASID in a round-robin manner.

#### definition

```
find_free_hw_asid :: "(hardware_asid,'z::state_ext) s_monad" where
\texttt{"find\_free\_hw\_asid} \, \equiv \, \mathsf{do}
    hw\_asid\_table \; \leftarrow \; gets \; \; (arm\_hwasid\_table \; \circ \; arch\_state) \, ;
    next\_asid \leftarrow gets (arm\_next\_asid \circ arch\_state);
    maybe_asid \leftarrow return (find (\lambdaa. hw_asid_table a = None)
                         (take (length [minBound :: hardware_asid .e. maxBound])
                              ([next_asid .e. maxBound] @ [minBound .e. next_asid])));
     (case maybe_asid of
        {\tt Some \ hw\_asid} \ \Rightarrow \ {\tt return \ hw\_asid}
      | None \Rightarrow do
              invalidate_asid $ the $ hw_asid_table next_asid;
              do_machine_op $ invalidateTLB_ASID next_asid;
              invalidate_hw_asid_entry next_asid;
              new_next_asid \leftarrow return (next_asid + 1);
              modify (\lambdas. s (| arch_state := (arch_state s) (| arm_next_asid := new_next_asid )));
              return next_asid
        od)
od"
```

Get the hardware ASID associated with a virtual ASID, assigning one if none is already assigned.

#### definition

```
get_hw_asid :: "asid \Rightarrow (hardware_asid,'z::state_ext) s_monad" where
"get_hw_asid asid \equiv do
    maybe_hw_asid \Lappa load_hw_asid asid;
    (case maybe_hw_asid of
        Some hw_asid \Rightarrow return hw_asid
        | None \Rightarrow do
            new_hw_asid \Lappa find_free_hw_asid;
            store_hw_asid asid new_hw_asid;
            return new_hw_asid
        od)
    od"
```

Set the current virtual ASID by setting the hardware ASID to one associated with it.

#### definition

```
set_current_asid :: "asid \Rightarrow (unit,'z::state_ext) s_monad" where
"set_current_asid asid \Rightarrow do
   hw_asid \Lambda get_hw_asid asid;
   do_machine_op $ setHardwareASID hw_asid
od"
```

Switch into the address space of a given thread or the global address space if none is correctly configured.

```
set_vm_root :: "word32 ⇒ (unit,'z::state_ext) s_monad" where
"set_vm_root tcb ≡ do
    thread_root_slot ← return (tcb, tcb_cnode_index 1);
    thread_root ← get_cap thread_root_slot;
    (case thread_root of
```

```
ArchObjectCap (PageDirectoryCap pd (Some asid)) ⇒ doE
            pd' ← find_pd_for_asid asid;
            whenE (pd \neq pd') $ throwError InvalidRoot;
            liftE $ do
                do_machine_op $ setCurrentPD $ addrFromPPtr pd;
                set_current_asid asid
            od
       odE
     | _ ⇒ throwError InvalidRoot) <catch>
    (\lambda_{-}. do
       global_pd \( \text{gets (arm_global_pd \( \text{o} \) arch_state);} \)
       do_machine_op $ setCurrentPD $ addrFromPPtr global_pd
od"
Before deleting an ASID pool object we must deactivate all page directories that are installed in it.
delete\_asid\_pool :: "asid \Rightarrow word32 \Rightarrow (unit, 'z::state\_ext) s\_monad" where
"delete_asid_pool base ptr \equiv do
  assert (base && mask asid_low_bits = 0);
  asid_table ← gets (arm_asid_table ∘ arch_state);
  when (asid_table (asid_high_bits_of base) = Some ptr) $ do
    pool ← get_asid_pool ptr;
    mapM (\lambdaoffset. (when (pool (ucast offset) \neq None) $ do
                            flush_space $ base + offset;
                            invalidate_asid_entry $ base + offset
                      od)) [0 .e. (1 << asid_low_bits) - 1];
    asid_table' \( \text{return (asid_table (asid_high_bits_of base:= None))};
    modify (\lambdas. s (| arch_state := (arch_state s) (| arm_asid_table := asid_table' |));
    tcb ← gets cur_thread;
    set_vm_root tcb
  od
od"
When deleting a page directory from an ASID pool we must deactivate it.
definition
delete\_asid :: "asid \Rightarrow word32 \Rightarrow (unit, 'z::state\_ext) s_monad" where
"delete_asid asid pd \equiv do
  asid_table ← gets (arm_asid_table ∘ arch_state);
  (case asid_table (asid_high_bits_of asid) of
    None \Rightarrow return ()
  | Some pool_ptr \Rightarrow do
     pool \leftarrow \texttt{get\_asid\_pool} \ pool\_ptr;
     when (pool (ucast asid) = Some pd) $ do
                 flush_space asid;
                 invalidate_asid_entry asid;
                 pool' ← return (pool (ucast asid := None));
                 set_asid_pool pool_ptr pool';
                 tcb ← gets cur_thread;
                 set_vm_root tcb
             od
    od)
Switch to a particular address space in order to perform a flush operation.
definition
set_vm_root_for_flush :: "word32 \Rightarrow asid \Rightarrow (bool, 'z::state_ext) s_monad" where
```

```
"set_vm_root_for_flush pd asid \equiv do
    tcb ← gets cur_thread;
     thread_root_slot \( \text{return (tcb, tcb_cnode_index 1);} \)
     thread_root \( \) get_cap thread_root_slot;
    not\_is\_pd \leftarrow (case \ thread\_root \ of
                         ArchObjectCap (PageDirectoryCap cur_pd (Some _)) \Rightarrow return (cur_pd \neq pd)
                       | \_ \Rightarrow \text{return True} |;
     (if not_is_pd then do
          do_machine_op $ setCurrentPD $ addrFromPPtr pd;
          set_current_asid asid;
          return True
     od
     else return False)
od"
definition
\texttt{do\_flush} \ :: \ \texttt{"flush\_type} \ \Rightarrow \ \texttt{vspace\_ref} \ \Rightarrow \ \texttt{vspace\_ref} \ \Rightarrow \ \texttt{paddr} \ \Rightarrow \ \texttt{unit} \ \texttt{machine\_monad"} \ \mathbf{where}
"do_flush flush_type vstart vend pstart \equiv
     case flush_type of
        Clean \Rightarrow cleanCacheRange_RAM vstart vend pstart
      | Invalidate \Rightarrow invalidateCacheRange_RAM vstart vend pstart
      | CleanInvalidate ⇒ cleanInvalidateCacheRange_RAM vstart vend pstart
      | Unify \Rightarrow do
           cleanCacheRange_PoU vstart vend pstart;
           dsb:
           invalidateCacheRange_I vstart vend pstart;
           branchFlushRange vstart vend pstart;
           isb
      od"
Flush mappings associated with a page table.
definition
flush_table :: "word32 \Rightarrow asid \Rightarrow vspace_ref \Rightarrow word32 \Rightarrow (unit,'z::state_ext) s_monad" where
"flush_table pd asid vptr pt \equiv do
     assert (vptr && mask (pageBitsForSize ARMSection) = 0);
     root_switched \( \text{set_vm_root_for_flush pd asid;} \)
     maybe_hw_asid \leftarrow load_hw_asid asid;
     when (maybe_hw_asid \neq None) $ do
       hw_asid \( \text{return (the maybe_hw_asid);} \)
       do_machine_op $ invalidateTLB_ASID hw_asid;
       when root_switched $ do
          \texttt{tcb} \leftarrow \texttt{gets} \ \texttt{cur\_thread};
          set_vm_root tcb
       od
     od
Flush mappings associated with a given page.
definition
flush\_page :: "vmpage\_size \Rightarrow word32 \Rightarrow asid \Rightarrow vspace\_ref \Rightarrow (unit,'z::state\_ext) s\_monad" where
"flush_page page_size pd asid {\tt vptr} \equiv {\tt do}
     assert (vptr && mask pageBits = 0);
     {\tt root\_switched} \; \leftarrow \; {\tt set\_vm\_root\_for\_flush} \; \; {\tt pd} \; \; {\tt asid};
     maybe_hw_asid \leftarrow load_hw_asid asid;
     when (maybe_hw_asid \neq None) $ do
       hw_asid ← return (the maybe_hw_asid);
       do_machine_op $ invalidateTLB_VAASID (vptr || ucast hw_asid);
       when root_switched $ do
```

```
tcb ← gets cur_thread;
             set_vm_root tcb
       od
   od
od"
Return the optional page directory a page table is mapped in.
definition
page\_table\_mapped :: "asid \Rightarrow vspace\_ref \Rightarrow obj\_ref \Rightarrow (obj\_ref option, `z::state\_ext) s\_monad"
where
"page_table_mapped asid vaddr pt \equiv doE
     pd \; \leftarrow \; \texttt{find\_pd\_for\_asid asid;}
     pd_slot \( \tau \) returnOk \( \frac{1}{2} \) lookup_pd_slot pd vaddr;
     pde \( \) liftE \( \) get_pde pd_slot;
     case pde of
       PageTablePDE addr _ _ \Rightarrow returnOk $
                 if addrFromPPtr pt = addr then Some pd else None
     | \_ \Rightarrow return0k None
odE <catch> (K $ return None)"
Unmap a page table from its page directory.
definition
\verb"unmap_page_table :: "asid \Rightarrow \verb"vspace_ref" \Rightarrow \verb"word32" \Rightarrow (unit, \verb"z::state_ext") s_monad" where
"unmap_page_table asid vaddr pt \equiv do
     pdOpt \( \to \) page_table_mapped asid vaddr pt;
     case pdOpt of
       None \Rightarrow return ()
     | Some pd \Rightarrow do
          pd\_slot \leftarrow return \$ lookup\_pd\_slot pd vaddr;
          store_pde pd_slot InvalidPDE;
          do_machine_op $ cleanByVA_PoU pd_slot (addrFromPPtr pd_slot);
          flush_table pd asid vaddr pt
od"
Check that a given frame is mapped by a given mapping entry.
definition
\texttt{check\_mapping\_pptr} \ :: \ \texttt{"obj\_ref} \ \Rightarrow \ \texttt{vmpage\_size} \ \Rightarrow \ \texttt{(obj\_ref} \ + \ \texttt{obj\_ref}) \ \Rightarrow \ \texttt{(bool,'z::state\_ext)} \ \texttt{s\_monad"}
"check_mapping_pptr pptr pgsz tablePtr \equiv case tablePtr of
   Inl ptePtr \Rightarrow do
      pte ← get_pte ptePtr;
      return $ case pte of
        {\tt SmallPagePTE} \ {\tt x \_ \_} \Rightarrow \ {\tt x = addrFromPPtr} \ pptr \ \land \ pgsz = {\tt ARMSmallPage}
      | LargePagePTE x _ _ \Rightarrow x = addrFromPPtr pptr \land pgsz = ARMLargePage
      | \_ \Rightarrow False
   od
 | Inr pdePtr \Rightarrow do
      pde ← get_pde pdePtr;
      return $ case pde of
        SectionPDE x \_ \_ \Rightarrow x = addrFromPPtr pptr \land pgsz = ARMSection
      | SuperSectionPDE x \_ \Rightarrow x = addrFromPPtr pptr \land pgsz = ARMSuperSection
      |  \Rightarrow False
   od"
```

Raise an exception if a property does not hold.

```
throw_on_false :: "'e \Rightarrow (bool,'z::state_ext) s_monad \Rightarrow ('e + unit,'z::state_ext) s_monad" where
"throw_on_false ex f = doE v \leftarrow liftE f; unlessE v $ throwError ex odE"
definition
  "last_byte_pte x \equiv let pte_bits = 2 in x + ((1 << pte_bits) - 1)"
definition
  "last_byte_pde x \equiv let pde_bits = 2 in x + ((1 << pde_bits) - 1)"
Unmap a mapped page if the given mapping details are still current.
unmap_page :: "vmpage_size \Rightarrow asid \Rightarrow vspace_ref \Rightarrow obj_ref \Rightarrow (unit, 'z::state_ext) s_monad" where
"unmap_page pgsz asid vptr pptr \equiv doE
    pd \leftarrow find_pd_for_asid asid;
    (case pgsz of
           ARMSmallPage \Rightarrow doE
             p \leftarrow lookup_pt_slot pd vptr;
             throw_on_false undefined $
                  check_mapping_pptr pptr pgsz (Inl p);
             liftE $ do
                  store_pte p InvalidPTE;
                  do_machine_op $ cleanByVA_PoU p (addrFromPPtr p)
             od
           odE
         \mid ARMLargePage \Rightarrow doE
             \texttt{p} \; \leftarrow \; \texttt{lookup\_pt\_slot} \; \; \texttt{pd} \; \; \texttt{vptr};
             throw_on_false undefined $
                  check_mapping_pptr pptr pgsz (Inl p);
             liftE $ do
                  assert p \&\& mask 6 = 0;
                  slots \leftarrow return (map (\lambdax. x + p) [0, 4 .e. 60]);
                  mapM (swp store_pte InvalidPTE) slots;
                  do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pte (last slots))
                                                            (addrFromPPtr (hd slots))
             od
           odE
         | ARMSection \Rightarrow doE
             p \leftarrow returnOk (lookup_pd_slot pd vptr);
             throw_on_false undefined $
                  check_mapping_pptr pptr pgsz (Inr p);
             liftE $ do
                  store_pde p InvalidPDE;
                  do_machine_op $ cleanByVA_PoU p (addrFromPPtr p)
             od
           odE
         | ARMSuperSection \Rightarrow doE
             p ← returnOk (lookup_pd_slot pd vptr);
             throw_on_false undefined $
                  check_mapping_pptr pptr pgsz (Inr p);
             liftE $ do
                  assert p \&\& mask 6 = 0;
                  slots \leftarrow return (map (\lambdax. x + p) [0, 4 .e. 60]);
                  mapM (swp store_pde InvalidPDE) slots;
                  do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pde (last slots))
                                                            (addrFromPPtr (hd slots))
             od
           odE):
    liftE $ flush_page pgsz pd asid vptr
```

```
odE <catch> (K $ return ())"
```

PageDirectory and PageTable capabilities cannot be copied until they have a virtual ASID and location assigned. This is because page directories cannot have multiple current virtual ASIDs and page tables cannot be shared between address spaces or virtual locations.

```
definition
```

```
arch_derive_cap :: "arch_cap ⇒ (arch_cap,'z::state_ext) se_monad"
where

"arch_derive_cap c ≡ case c of
   PageTableCap _ (Some x) ⇒ returnOk c
| PageTableCap _ None ⇒ throwError IllegalOperation
| PageDirectoryCap _ (Some x) ⇒ returnOk c
| PageDirectoryCap _ None ⇒ throwError IllegalOperation
| PageCap r R pgs x ⇒ returnOk (PageCap r R pgs None)
| ASIDControlCap ⇒ returnOk c
| ASIDPoolCap _ _ ⇒ returnOk c"
```

No user-modifiable data is stored in ARM-specific capabilities.

#### definition

```
\label{eq:arch_update_cap_data} \mbox{arch_cap} \Rightarrow \mbox{arch_cap"} \\ \mbox{where} \\ \mbox{"arch_update_cap_data data c} \equiv \mbox{c"} \\
```

Actions that must be taken on finalisation of ARM-specific capabilities.

#### definition

```
arch\_finalise\_cap :: "arch\_cap \Rightarrow bool \Rightarrow (cap,'z::state\_ext) s\_monad"
where
  "arch_finalise_cap c x \equiv case (c, x) of
    (ASIDPoolCap ptr b, True) \Rightarrow do
    delete_asid_pool b ptr;
    return NullCap
    od
  | (PageDirectoryCap ptr (Some a), True) \Rightarrow do
    delete_asid a ptr;
    return NullCap
  | (PageTableCap ptr (Some (a, v)), True) \Rightarrow do
    unmap_page_table a v ptr;
    return NullCap
  οd
  | (PageCap ptr \_ s (Some (a, v)), \_) \Rightarrow do
     unmap_page s a v ptr;
     return NullCap
  | _ ⇒ return NullCap"
```

Remove record of mappings to a page cap, page table cap or page directory cap

#### fun

```
arch_reset_mem_mapping :: "arch_cap ⇒ arch_cap"
where
   "arch_reset_mem_mapping (PageCap p rts sz mp) = PageCap p rts sz None"
| "arch_reset_mem_mapping (PageTableCap ptr mp) = PageTableCap ptr None"
| "arch_reset_mem_mapping (PageDirectoryCap ptr ma) = PageDirectoryCap ptr None"
| "arch_reset_mem_mapping cap = cap"
```

Actions that must be taken to recycle ARM-specific capabilities.

```
arch_recycle_cap :: "bool ⇒ arch_cap ⇒ (arch_cap,'z::state_ext) s_monad"
where
  "arch_recycle_cap is_final cap \equiv case cap of
    PageCap p \_ sz \_ \Rightarrow do
      do_machine_op $ clearMemory p (2 ^ (pageBitsForSize sz));
      arch_finalise_cap cap is_final;
      return $ arch_reset_mem_mapping cap
  | PageTableCap ptr mp \Rightarrow do
      pte_bits ← return 2;
      slots \( \tau \) return [ptr, ptr + (1 << pt_bits) .e. ptr + (1 << pt_bits) - 1];</pre>
      mapM_x (swp store_pte InvalidPTE) slots;
      do_machine_op $ cleanCacheRange_PoU ptr (ptr + (1 << pt_bits) - 1)</pre>
                                               (addrFromPPtr ptr);
      case mp of None \Rightarrow return ()
       | Some (a, v) \Rightarrow do
           {\tt pdOpt} \, \leftarrow \, {\tt page\_table\_mapped} \, \, {\tt a} \, \, {\tt v} \, \, {\tt ptr};
           when (pd0pt \neq None) $ invalidate_tlb_by_asid a
      arch_finalise_cap cap is_final;
      return (if is_final then arch_reset_mem_mapping cap else cap)
  | PageDirectoryCap ptr ma \Rightarrow do
      pde_bits ← return 2;
      indices ← return [0 .e. (kernel_base >> pageBitsForSize ARMSection) - 1];
      offsets ← return (map (swp (op <<) pde_bits) indices);
      slots \leftarrow return (map (\lambdax. x + ptr) offsets);
      mapM_x (swp store_pde InvalidPDE) slots;
      do_machine_op $ cleanCacheRange_PoU ptr (ptr + (1 << pd_bits) - 1)</pre>
                                               (addrFromPPtr ptr);
      case ma of None \Rightarrow return ()
                 | Some a \Rightarrow doE
                               pd' ← find_pd_for_asid a;
                               liftE $ when (pd' = ptr) $ invalidate_tlb_by_asid a
                              odE <catch> K (return ());
      arch_finalise_cap cap is_final;
      return (if is_final then arch_reset_mem_mapping cap else cap)
  | ASIDControlCap ⇒ return ASIDControlCap
  | ASIDPoolCap ptr base \Rightarrow do
      asid_table \( \text{gets (arm_asid_table } \circ \text{ arch_state);} \)
      when (asid_table (asid_high_bits_of base) = Some ptr) $ do
           delete_asid_pool base ptr;
           set_asid_pool ptr empty;
           asid_table ← gets (arm_asid_table ∘ arch_state);
           asid_table' \leftarrow return (asid_table (asid_high_bits_of base \mapsto ptr));
           modify (\lambdas. s (| arch_state := (arch_state s) (| arm_asid_table := asid_table' )))
      od:
      return cap
```

A thread's virtual address space capability must be to a page directory to be valid on the ARM architecture.

### definition

```
is_valid_vtable_root :: "cap \Rightarrow bool" where "is_valid_vtable_root c \equiv \exists r a. c = ArchObjectCap (PageDirectoryCap r (Some a))"
```

A thread's IPC buffer capability must be to a page that is capable of containing the IPC buffer without

the end of the buffer spilling into another page.

```
definition
```

```
cap_transfer_data_size :: nat where
  "cap_transfer_data_size \equiv 3"
definition
 msg_max_length :: nat where
 "msg_max_length \equiv 120"
definition
 msg_max_extra_caps :: nat where
 "msg_max_extra_caps \equiv 3"
definition
 msg_align_bits :: nat
  where
  "msg_align_bits \equiv 2 + (LEAST n. (cap_transfer_data_size + msg_max_length + msg_max_extra_caps
+ 2) \leq 2 \hat{n}"
lemma msg_align_bits:
  "msg_align_bits = 9"
definition
check\_valid\_ipc\_buffer :: "vspace\_ref \Rightarrow cap \Rightarrow (unit, 'z::state\_ext) se\_monad" where
"check_valid_ipc_buffer vptr c \equiv case c of
  (ArchObjectCap (PageCap \_ \_ magnitude \_)) \Rightarrow doE
    whenE (¬ is_aligned vptr msg_align_bits) $ throwError AlignmentError;
    returnOk ()
  odF.
| _ ⇒ throwError IllegalOperation"
```

On the abstract level, capability and VM rights share the same type. Nevertheless, a simple set intersection might lead to an invalid value like {AllowWrite}. Hence, validate\_vm\_rights.

#### definition

```
\label{eq:mask_vm_rights} $$ :: "vm_rights $\Rightarrow$ cap_rights $\Rightarrow$ vm_rights" where "mask_vm_rights V R $\equiv$ validate_vm_rights (V $\cap$ R)"
```

Decode a user argument word describing the kind of VM attributes a mapping is to have.

#### definition

```
attribs_from_word :: "word32 ⇒ vm_attributes" where "attribs_from_word w ≡ let V = (if w !!0 then {PageCacheable} else {}) in if w!!1 then insert ParityEnabled V else V"
```

Update the mapping data saved in a page or page table capability.

### definition

```
update_map_data :: "arch_cap \Rightarrow (word32 \times word32) option \Rightarrow arch_cap" where "update_map_data cap m \equiv case cap of PageCap p R sz _ \Rightarrow PageCap p R sz m | PageTableCap p _ \Rightarrow PageTableCap p m"
```

Get information about the frame of a given virtual address

```
resolve_vaddr :: "word32 ⇒ vspace_ref ⇒ ((vmpage_size × obj_ref) option, 'z::state_ext) s_monad"
where
    "resolve_vaddr pd vaddr ≡ do
    pd_slot ← return $ lookup_pd_slot pd vaddr;
```

 $\mathbf{end}$ 

# 28 IPC Cancelling

ep ← get\_endpoint epptr;

```
theory IpcCancel_A
imports CSpaceAcc_A
begin
Getting and setting endpoint queues.
definition
  get_ep_queue :: "endpoint \Rightarrow (obj_ref list,'z::state_ext) s_monad"
where
 \texttt{"get\_ep\_queue ep} \ \equiv \ \mathsf{case ep of SendEP} \ q \ \Rightarrow \ \mathsf{return} \ q
                                  | RecvEP q \Rightarrow return q
                                  | \_ \Rightarrow fail"
primrec
 update_ep_queue :: "endpoint ⇒ obj_ref list ⇒ endpoint"
where
  "update_ep_queue (RecvEP q) q' = RecvEP q'"
| "update_ep_queue (SendEP q) q' = SendEP q'"
Cancel all message operations on threads currently queued within this synchronous message endpoint.
Threads so queued are placed in the Restart state. Once scheduled they will reattempt the operation
that previously caused them to be queued here.
definition
  ep_cancel_all :: "obj_ref \Rightarrow (unit,'z::state_ext) s_monad"
where
  "ep_cancel_all epptr \equiv do
     ep \leftarrow get\_endpoint epptr;
     case ep of IdleEP \Rightarrow return ()
                 |  |  |  |  |  do
                           queue ← get_ep_queue ep;
                           set_endpoint epptr IdleEP;
                           mapM_x (\lambda t. do set_thread_state t Restart;
                                            do_extended_op (tcb_sched_action (tcb_sched_enqueue) t)
od) $ queue;
                           do_extended_op (reschedule_required)
                       od
   od"
The badge stored by thread waiting on a message send operation.
primrec
 blocking_ipc_badge :: "thread_state \Rightarrow badge"
where
  "blocking_ipc_badge (BlockedOnSend t payload) = sender_badge payload"
Cancel all message send operations on threads queued in this endpoint and using a particular badge.
  ep_cancel_badged_sends :: "obj_ref \Rightarrow badge \Rightarrow (unit,'z::state_ext) s_monad"
where
  "ep_cancel_badged_sends epptr badge \equiv do
```

```
case ep of
           IdleEP ⇒ return ()
         | RecvEP \_\Rightarrow return ()
         | SendEP queue \Rightarrow do
             set_endpoint epptr IdleEP;
             queue' \leftarrow (swp filterM queue) (\lambda t. do
                 st \( \text{get_thread_state t;} \)
                 if blocking_ipc_badge st = badge then do
                    set_thread_state t Restart;
                    do_extended_op (tcb_sched_action (tcb_sched_enqueue) t);
                    return False od
                  else return True
             od):
             ep' ← return (case queue' of
                              [] \Rightarrow IdleEP
                            | \_ \Rightarrow SendEP queue');
             set_endpoint epptr ep';
             do_extended_op (reschedule_required)
        od
  od"
Cancel all message operations on threads queued in an asynchronous endpoint.
  \verb|aep_cancel_all| :: "obj_ref| \Rightarrow (unit, `z::state_ext) s_monad"|
where
  "aep_cancel_all aepptr \equiv do
     aep ← get_async_ep aepptr;
     case aep of WaitingAEP queue \Rightarrow do
                        _ ← set_async_ep aepptr IdleAEP;
                        mapM_x (\lambda t. do set_thread_state t Restart;
                                         do_extended_op (tcb_sched_action tcb_sched_enqueue t) od)
queue;
                        do_extended_op (reschedule_required)
                       od
                 | \_ \Rightarrow \text{return} ()
   od"
The endpoint pointer stored by a thread waiting for a message to be transferred in either direction.
  get_blocking_ipc_endpoint :: "thread_state \Rightarrow (obj_ref,'z::state_ext) s_monad"
where
 \verb"get_blocking_ipc_endpoint state \equiv
       case state of BlockedOnReceive epptr d \Rightarrow return epptr
                      | BlockedOnSend epptr x \Rightarrow return epptr
                      | \_ \Rightarrow fail"
Cancel whatever IPC operation a thread is engaged in.
definition
  blocked\_ipc\_cancel :: "thread\_state \Rightarrow obj\_ref \Rightarrow (unit,'z::state\_ext) s\_monad"
where
  "blocked_ipc_cancel state tptr \equiv do
     ep ← get_endpoint epptr;
     queue ← get_ep_queue ep;
     queue' ← return $ remove1 tptr queue;
     ep' \leftarrow return (case queue' of [] \Rightarrow IdleEP
                                    | _ ⇒ update_ep_queue ep queue');
```

```
set_endpoint epptr ep';
set_thread_state tptr Inactive
d"
```

Finalise a capability if the capability is known to be of the kind which can be finalised immediately. This is a simplified version of the finalise\_cap operation.

#### fun

```
fast_finalise :: "cap \Rightarrow bool \Rightarrow (unit, 'z::state_ext) s_monad"
where
  "fast_finalise NullCap
                                           final = return ()"
| "fast_finalise (ReplyCap r m)
                                           final = return ()"
| "fast_finalise (EndpointCap r b R)
                                          final =
      (when final $ ep_cancel_all r)"
| "fast_finalise (AsyncEndpointCap r b R) final =
      (when final $ aep_cancel_all r)"
| "fast_finalise (CNodeCap r bits g)
                                          final = fail"
| "fast_finalise (ThreadCap r)
                                          final = fail"
| "fast_finalise DomainCap
                                          final = fail"
| "fast_finalise (Zombie r b n)
                                          final = fail"
| "fast_finalise IRQControlCap
                                          final = fail"
| "fast_finalise (IRQHandlerCap irq)
                                          final = fail"
| "fast_finalise (UntypedCap r n f)
                                           final = fail"
| "fast_finalise (ArchObjectCap a)
                                           final = fail"
```

The optional IRQ stored in a capability, presented either as an optional value or a set.

### definition

```
cap_irq_opt :: "cap \Rightarrow irq option" where "cap_irq_opt cap \equiv case cap of IRQHandlerCap irq \Rightarrow Some irq | \_\Rightarrow None" definition cap_irqs :: "cap \Rightarrow irq set" where "cap_irqs cap \equiv Option.set (cap_irq_opt cap)"
```

Detect whether a capability is the final capability to a given object remaining in the system. Finalisation actions need to be taken when the final capability to the object is deleted.

### definition

```
is_final_cap' :: "cap \Rightarrow 'z::state_ext state \Rightarrow bool" where "is_final_cap' cap s \equiv \exists cref. {cref. \exists cap'. fst (get_cap cref s) = {(cap', s)} \land (obj_refs cap \cap obj_refs cap' \neq {} \lor cap_irqs cap \cap cap_irqs cap' \neq {})} = {cref}"
```

### definition

```
is_final_cap :: "cap \Rightarrow (bool,'z::state_ext) s_monad" where "is_final_cap cap \equiv gets (is_final_cap' cap)"
```

Actions to be taken after an IRQ handler capability is deleted.

### definition

```
deleted_irq_handler :: "irq \Rightarrow (unit,'z::state_ext) s_monad"
where
  "deleted_irq_handler irq \End{arrow} set_irq_state IRQInactive irq"
```

Empty a capability slot assuming that the capability in it has been finalised already.

```
\texttt{empty\_slot} \ :: \ \texttt{"cslot\_ptr} \ \Rightarrow \ \texttt{irq} \ \texttt{option} \ \Rightarrow \ \texttt{(unit,'z::state\_ext)} \ \texttt{s\_monad"}
```

```
where
```

```
"empty_slot slot free_irq \equiv do
     cap \leftarrow get\_cap slot;
     if cap = NullCap then
       return ()
     else do
       slot_p \leftarrow gets (\lambda s. cdt s slot);
       cdt ← gets cdt;
       parent ← return $ cdt slot;
       set\_cdt ((\lambda p. if cdt p = Some slot
                      then parent
                      else cdt p) (slot := None));
       do_extended_op (empty_slot_ext slot slot_p);
       set_original slot False;
       set_cap NullCap slot;
       case free_irq of Some irq \Rightarrow deleted_irq_handler irq
           | None ⇒ return ()
     od
 od"
```

Delete a capability with the assumption that the fast finalisation process will be sufficient.

#### definition

```
cap_delete_one :: "cslot_ptr ⇒ (unit,'z::state_ext) s_monad" where
"cap_delete_one slot ≡ do
    cap ← get_cap slot;
    unless (cap = NullCap) $ do
        final ← is_final_cap cap;
        fast_finalise cap final;
        empty_slot slot None
    od
    od"
```

Cancel the message receive operation of a thread waiting for a Reply capability it has issued to be invoked.

### definition

```
reply_ipc_cancel :: "obj_ref ⇒ (unit, 'z::state_ext) s_monad"
where
"reply_ipc_cancel tptr ≡ do
    thread_set (λtcb. tcb (| tcb_fault := None ||) tptr;
    cap ← get_cap (tptr, tcb_cnode_index 2);
    descs ← gets (descendants_of (tptr, tcb_cnode_index 2) o cdt);
    when (descs ≠ {}) $ do
        assert (∃cslot_ptr. descs = {cslot_ptr});
        cslot_ptr ← select descs;
        cap_delete_one cslot_ptr
    od
    od"
```

Cancel the message receive operation of a thread queued in an asynchronous endpoint.

Cancel any message operations a given thread is waiting on.

### definition

Suspend a thread, cancelling any pending operations and preventing it from further execution by setting it to the Inactive state.

### definition

```
suspend :: "obj_ref \Rightarrow (unit,'z::state_ext) s_monad"
where
    "suspend thread \Rightarrow do
        ipc_cancel thread;
        set_thread_state thread Inactive;
        do_extended_op (tcb_sched_action (tcb_sched_dequeue) thread)
        od"
```

 $\mathbf{end}$ 

## 29 Prefix order on lists as order class instance

```
theory Prefix_Order
imports Sublist
begin
instantiation list :: (type) order
begin
definition "(xs::'a list) \leq ys \equiv prefixed xs ys"
definition "(xs::'a list) < ys \equiv xs \leq ys \land \neg (ys \leq xs)"
instance
end
lemmas prefixI [intro?] = prefixeqI [folded less_eq_list_def]
lemmas prefixE [elim?] = prefixeqE [folded less_eq_list_def]
lemmas strict_prefixI' [intro?] = prefixI' [folded less_list_def]
lemmas strict_prefixE' [elim?] = prefixE' [folded less_list_def]
lemmas strict_prefixI [intro?] = prefixI [folded less_list_def]
lemmas strict_prefixE [elim?] = prefixE [folded less_list_def]
theorems Nil_prefix [iff] = Nil_prefixeq [folded less_eq_list_def]
theorems prefix_Nil [simp] = prefixeq_Nil [folded less_eq_list_def]
lemmas prefix_snoc [simp] = prefixeq_snoc [folded less_eq_list_def]
lemmas Cons_prefix_Cons [simp] = Cons_prefixeq_Cons [folded less_eq_list_def]
lemmas same_prefix_prefix [simp] = same_prefixeq_prefixeq [folded less_eq_list_def]
lemmas same_prefix_nil [iff] = same_prefixeq_nil [folded less_eq_list_def]
lemmas prefix_prefix [simp] = prefixeq_prefixeq [folded less_eq_list_def]
theorems prefix_Cons = prefixeq_Cons [folded less_eq_list_def]
theorems prefix_length_le = prefixeq_length_le [folded less_eq_list_def]
lemmas strict_prefix_simps [simp, code] = prefix_simps [folded less_list_def]
lemmas not_prefix_induct [consumes 1, case_names Nil Neq Eq] =
 not_prefixeq_induct [folded less_eq_list_def]
```

 $\mathbf{end}$ 

# 30 CSpace

```
theory CSpace_A
imports
   ArchVSpace_A
   IpcCancel_A
   "../../lib/wp/NonDetMonadLemmas"
   "~~/src/HOL/Library/Prefix_Order"
begin
```

This theory develops an abstract model of *capability spaces*, or CSpace, in seL4. The CSpace of a thread can be thought of as the set of all capabilities it has access to. More precisely, it is a directed graph of CNodes starting in the CSpace slot of a TCB. Capabilities are accessed from the user side by specifying a path in this graph. The kernel internally uses references to CNodes with an index into the CNode to identify capabilities.

The following sections show basic manipulation of capabilities, resolving user-specified, path-based capability references into internal kernel references, transfer, revokation, deletion, and finally toplevel capability invocations.

### 30.1 Basic capability manipulation

Interpret a set of rights from a user data word.

```
definition
```

Check that a capability stored in a slot is not a parent of any other capability.

```
ensure_no_children :: "cslot_ptr \( \Rightarrow \) (unit, 'z::state_ext) se_monad" where
"ensure_no_children cslot_ptr \( \equiv \) doE

    cdt \( \lefta \) liftE \( \frac{1}{2} \) gets cdt;
    whenE (\( \equiv \) c. cdt c = Some cslot_ptr) (throwError RevokeFirst)

    odE"

definition
    max_free_index :: "nat \( \righta \) nat" where
    "max_free_index magnitude_bits \( \equiv 2 \) ^ magnitude_bits"

definition
    free_index_update :: "(nat \( \righta \) nat) \( \righta \) cap \( \righta \) cap"

where
    "free_index_update g cap \( \equiv \) case cap of UntypedCap ref sz f \( \righta \) UntypedCap ref sz (g f) | _ \( \righta \) cap"

primrec
    untyped_sz_bits :: "cap \( \righta \) nat"
```

```
where
```

Derive a cap into a form in which it can be copied. For internal reasons not all capability types can be copied at all times and not all capability types can be copied unchanged.

### definition

```
derive_cap :: "cslot_ptr ⇒ cap ⇒ (cap,'z::state_ext) se_monad" where
"derive_cap slot cap ≡
  case cap of
    ArchObjectCap c ⇒ liftME ArchObjectCap $ arch_derive_cap c
    | UntypedCap ptr sz f ⇒ doE ensure_no_children slot; returnOk cap odE
    | Zombie ptr n sz ⇒ returnOk NullCap
    | ReplyCap ptr m ⇒ returnOk NullCap
    | IRQControlCap ⇒ returnOk NullCap
    | _ ⇒ returnOk cap"
```

Transform a capability on request from a user thread. The user-supplied argument word is interpreted differently for different cap types. If the preserve flag is set this transformation is being done in-place which means some changes are disallowed because they would invalidate existing CDT relationships.

```
update_cap_data :: "bool \Rightarrow data \Rightarrow cap \Rightarrow cap" where
"update_cap_data preserve w cap \equiv
 if is_ep_cap cap then
    if cap_ep_badge cap = 0 \wedge ¬ preserve then
      badge_update w cap
    else NullCap
  else if is_aep_cap cap then
    if cap_ep_badge cap = 0 \land \neg preserve then
      badge_update w cap
    else NullCap
  else if is_cnode_cap cap then
        (oref, bits, guard) = the_cnode_cap cap;
        rights_bits = 3;
        guard_bits = 18;
        guard_size_bits = 5;
        guard_size' = unat ((w >> rights_bits) && mask guard_size_bits);
        guard'' = (w >> (rights_bits + guard_size_bits)) && mask guard_bits;
        guard' = drop (size guard'' - guard_size') (to_bl guard'')
        if guard_size' + bits > word_bits
        then NullCap
        else CNodeCap oref bits guard'
```

```
else if is_arch_cap cap then
  ArchObjectCap $ arch_update_cap_data w (the_arch_cap cap)
else
  cap"
```

### 30.2 Resolving capability references

Recursively looks up a capability address to a CNode slot by walking over multiple CNodes until all the bits in the address are used or there are no further CNodes.

```
function resolve_address_bits' :: "'z itself \Rightarrow cap \times cap_ref \Rightarrow (cslot_ptr \times cap_ref,'z::state_ext)
lf_monad"
where
  "resolve_address_bits' z (cap, cref) =
  (case cap of
     {\tt CNodeCap\ oref\ radix\_bits\ guard\ } \Rightarrow
     if radix_bits + size guard = 0 then
       fail (* nothing is translated: table broken *)
     else doE
       \texttt{whenE} \ (\neg \ \texttt{guard} \le \texttt{cref})
               (* guard does not match *)
               (throwError $ GuardMismatch (size cref) guard);
        whenE (size cref < radix_bits + size guard)</pre>
               (* not enough bits to resolve: table malformed *)
               (throwError $ DepthMismatch (size cref) (radix_bits+size guard));
       \texttt{offset} \leftarrow \texttt{return0k} \texttt{\$ take radix\_bits (drop (size guard) cref);}
       rest \( \text{returnOk $ drop (radix_bits + size guard) cref;}
        if rest = [] then
          returnOk ((oref,offset), [])
          next_cap \( \) liftE \( \) get_cap (oref, offset);
          if is_cnode_cap next_cap then
            resolve_address_bits' z (next_cap, rest)
            returnOk ((oref,offset), rest)
       odF.
     odE
   | _ ⇒ throwError InvalidRoot)"
lemma rab_termination:
  "∀cref guard radix_bits.
     \neg length cref \le radix_bits + length guard \wedge
    (0 < radix\_bits \lor guard \neq []) \longrightarrow
      length cref - (radix_bits + length guard) < length cref"</pre>
termination
definition resolve_address_bits where
"resolve_address_bits \equiv resolve_address_bits' TYPE('z::state_ext)"
Specialisations of the capability lookup process to various standard cases.
definition
  lookup_slot_for_thread :: "obj_ref \Rightarrow cap_ref \Rightarrow (cslot_ptr \times cap_ref,'z::state_ext) lf_monad"
where
  "lookup_slot_for_thread thread cref \equiv doE
```

```
tcb ← liftE $ gets_the $ get_tcb thread;
     resolve_address_bits (tcb_ctable tcb, cref)
  odE"
definition
  lookup\_cap\_and\_slot :: "obj\_ref \Rightarrow cap\_ref \Rightarrow (cap \times cslot\_ptr, 'z::state\_ext) lf\_monad" where
  "lookup_cap_and_slot thread cptr \equiv doE
       (slot, cr) ← lookup_slot_for_thread thread cptr;
      cap \( \text{liftE $ get_cap slot;} \)
      returnOk (cap, slot)
  odE"
definition
  lookup_cap :: "obj_ref \Rightarrow cap_ref \Rightarrow (cap,'z::state_ext) lf_monad" where
  "lookup_cap thread ref \equiv doE
     (ref', _) \leftarrow lookup_slot_for_thread thread ref;
     liftE $ get_cap ref'
   odE"
definition
  lookup_slot_for_cnode_op ::
  "bool \Rightarrow cap \Rightarrow cap_ref \Rightarrow nat \Rightarrow (cslot_ptr,'z::state_ext) se_monad"
where
 "lookup_slot_for_cnode_op is_source root ptr depth \equiv
  if is_cnode_cap root then
  doE
    whenE (depth < 1 \times depth > word_bits)
      $ throwError (RangeError 1 (of_nat word_bits));
    lookup_error_on_failure is_source $ doE
      ptrbits_for_depth \( \tau \) returnOk $ drop (length ptr - depth) ptr;
       (slot, rem) ← resolve_address_bits (root, ptrbits_for_depth);
      case rem of
         [] ⇒ returnOk slot
       | _ ⇒ throwError $ DepthMismatch (length rem) 0
    odE
  odE
  else
    throwError (FailedLookup is_source InvalidRoot)"
definition
  lookup_source_slot :: "cap \Rightarrow cap_ref \Rightarrow nat \Rightarrow (cslot_ptr,'z::state_ext) se_monad"
 "lookup_source_slot \equiv lookup_slot_for_cnode_op True"
definition
  lookup\_target\_slot :: "cap \Rightarrow cap\_ref \Rightarrow nat \Rightarrow (cslot\_ptr,'z::state\_ext) se\_monad"
where
\verb"lookup_target_slot \equiv \verb"lookup_slot_for_cnode_op False"
definition
  lookup\_pivot\_slot :: "cap \Rightarrow cap\_ref \Rightarrow nat \Rightarrow (cslot\_ptr,'z::state\_ext) se\_monad"
"lookup_pivot_slot \equiv lookup_slot_for_cnode_op True"
```

### 30.3 Transferring capabilities

These functions are used in interpreting from user arguments the manner in which a capability transfer should take place.

```
record captransfer =
  ct_receive_root :: cap_ref
  ct_receive_index :: cap_ref
  ct_receive_depth :: data
definition
  {\tt captransfer\_size} \ :: \ {\tt "nat"} \ -- \ {\rm in} \ {\rm words}
where
  "captransfer_size \equiv 3"
definition
  captransfer_from_words :: "word32 \Rightarrow (captransfer,'z::state_ext) s_monad"
where
  "captransfer_from_words ptr \equiv do
      w0 \leftarrow do_machine_op $ loadWord ptr;
      w1 \leftarrow do_machine_op $ loadWord (ptr + word_size);
      w2 \leftarrow do_machine_op $ loadWord (ptr + 2 * word_size);
      return ( ct_receive_root = data_to_cptr w0,
                 ct_receive_index = data_to_cptr w1,
                 ct_receive_depth = w2 )
   od"
definition
  load_{cap\_transfer} :: "obj\_ref \Rightarrow (captransfer, 'z::state_ext) s_monad" where
 "load_cap_transfer buffer \equiv do
      offset \( \text{return $ msg_max_length + msg_max_extra_caps + 2;}
      captransfer_from_words (buffer + of_nat offset * word_size)
  od"
  {\tt get\_receive\_slots} \; :: \; {\tt "obj\_ref} \; \Rightarrow \; {\tt obj\_ref} \; {\tt option} \; \Rightarrow \;
                               (cslot_ptr list,'z::state_ext) s_monad"
where
  "get_receive_slots thread (Some buffer) = do
      ct \leftarrow load_cap_transfer buffer;
      empty_on_failure $ doE
        cnode ← unify_failure $
                      lookup_cap thread (ct_receive_root ct);
        \verb|slot| \leftarrow \verb|unify_failure| \$| lookup_target_slot| cnode|
                      (ct_receive_index ct) (unat (ct_receive_depth ct));
        \texttt{cap} \, \leftarrow \, \texttt{liftE} \, \, \texttt{\$} \, \, \texttt{get\_cap} \, \, \texttt{slot};
        whenE (cap \neq NullCap) (throwError ());
        returnOk [slot]
      odE
   od"
| "get_receive_slots x None = return []"
```

### 30.4 Revoking and deleting capabilities

Deletion of the final capability to any object is a long running operation if the capability is of these types.

### definition

```
long_running_delete :: "cap \Rightarrow bool" where
 "long_running_delete cap \equiv case cap of
     {\tt CNodeCap\ ptr\ bits\ gd} \, \Rightarrow \, {\tt True}
  | Zombie ptr bits n \Rightarrow True
  | ThreadCap ptr \Rightarrow True
  | \_ \Rightarrow False"
definition
  slot_cap_long_running_delete :: "cslot_ptr <math>\Rightarrow (bool,'z::state_ext) s_monad"
where
  "slot\_cap\_long\_running\_delete slot \equiv do
      cap \( \text{get_cap slot;} \)
       case cap of
            NullCap \Rightarrow return False
          |  |  |  |  |  |  do
               \texttt{final} \leftarrow \texttt{is\_final\_cap} \ \texttt{cap};
               return (final \( \) long_running_delete cap)
            od
    od"
```

Swap the contents of two capability slots. The capabilities are transformed as they are swapped.

### definition

```
cap\_swap :: "cap \Rightarrow cslot\_ptr \Rightarrow cap \Rightarrow cslot\_ptr \Rightarrow (unit, 'z::state\_ext) s\_monad"
where
  "cap_swap cap1 slot1 cap2 slot2 \equiv
    set_cap cap2 slot1;
    set_cap cap1 slot2;
    slot1_p \leftarrow gets (\lambda s. cdt s slot1);
    slot2_p \leftarrow gets (\lambda s. cdt s slot2);
    cdt ← gets cdt;
    (* update children: *)
    cdt' \leftarrow return (\lambdan. if cdt n = Some slot1
                           then Some slot2
                           else if cdt n = Some slot2
                           then Some slot1
                           else cdt n);
    (* update parents: *)
    set_cdt (cdt' (slot1 := cdt' slot2, slot2 := cdt' slot1));
    do_extended_op (cap_swap_ext slot1 slot2 slot1_p slot2_p);
    is_original ← gets is_original_cap;
    set_original slot1 (is_original slot2);
    set_original slot2 (is_original slot1)
```

Move a capability from one slot to another. Once again the new capability is a parameter as it may be transformed while it is moved.

```
cap_move :: "cap \Rightarrow cslot_ptr \Rightarrow cslot_ptr \Rightarrow (unit,'z::state_ext) s_monad" where
```

```
"cap_move new_cap src_slot dest_slot ≡ do
    set_cap new_cap dest_slot;
    set_cap NullCap src_slot;
    src_p ← gets (λs. cdt s src_slot);
    dest_p ← gets (λs. cdt s dest_slot);
    cdt ← gets cdt;
    parent ← return $ cdt src_slot;
    cdt' ← return $ cdt(dest_slot := parent, src_slot := None);
    set_cdt (λr. if cdt' r = Some src_slot then Some dest_slot else cdt' r);
    do_extended_op (cap_move_ext src_slot dest_slot src_p dest_p);
    is_original ← gets is_original_cap;
    set_original dest_slot (is_original src_slot);
    set_original src_slot False
od"
```

This version of capability swap does not change the capabilities that are swapped, passing the existing capabilities to the more general function.

### definition

```
cap_swap_for_delete :: "cslot_ptr \Rightarrow cslot_ptr \Rightarrow (unit,'z::state_ext) s_monad"
where
   "cap_swap_for_delete slot1 slot2 \Xi  
   when (slot1 \neq slot2) \$ do
     cap1 \Lappa get_cap slot1;
     cap2 \Lappa get_cap slot2;
     cap_swap cap1 slot1 cap2 slot2
   od"
```

The type of possible recursive deletes.

### datatype

```
rec_del_call
= CTEDeleteCall cslot_ptr bool
| FinaliseSlotCall cslot_ptr bool
| ReduceZombieCall cap cslot_ptr bool
```

Locate the nth capability beyond some base capability slot.

### definition

```
locate_slot :: "cslot_ptr \Rightarrow nat \Rightarrow cslot_ptr" where "locate_slot \equiv \lambda(a, b) n. (a, drop (32 - length b) (to_bl (of_bl b + of_nat n :: word32)))"
```

Actions to be taken after deleting an IRQ Handler capability.

### definition

```
deleting_irq_handler :: "irq ⇒ (unit,'z::state_ext) s_monad"
where
"deleting_irq_handler irq ≡ do
    slot ← get_irq_slot irq;
    cap_delete_one slot
    od"
```

Actions that must be taken when a capability is deleted. Returns a Zombie capability if deletion requires a long-running operation and also a possible IRQ to be cleared.

### fun

```
\begin{array}{ll} \mbox{finalise\_cap} :: "\mbox{cap} \Rightarrow \mbox{bool} \Rightarrow (\mbox{cap} \times \mbox{irq option,'z::state\_ext}) \mbox{ s\_monad"} \\ \mbox{where} \\ \mbox{"finalise\_cap NullCap} & \mbox{final} = \mbox{return (NullCap, None)"} \\ \mbox{| "finalise\_cap (UntypedCap r bits f)} & \mbox{final} = \mbox{return (NullCap, None)"} \\ \end{array}
```

```
| "finalise_cap (ReplyCap r m)
                                        final = return (NullCap, None)"
| "finalise_cap (EndpointCap r b R)
                                        final =
      (liftM (K (NullCap, None)) $ when final $ ep_cancel_all r)"
| "finalise_cap (AsyncEndpointCap r b R) final =
      (liftM (K (NullCap, None)) $ when final $ aep_cancel_all r)"
| "finalise_cap (CNodeCap r bits g) final =
     return (if final then Zombie r (Some bits) (2 ^ bits) else NullCap, None)"
| "finalise_cap (ThreadCap r)
                                         final =
         when final $ suspend r;
        return (if final then (Zombie r None 5) else NullCap, None)
     od"
| "finalise_cap DomainCap
                                        final = return (NullCap, None)"
| "finalise_cap (Zombie r b n)
                                        final =
     do assert final; return (Zombie r b n, None) od"
final = (
| "finalise_cap (IRQHandlerCap irq)
      if final then do
         deleting_irq_handler irq;
         return (NullCap, Some irq)
      else return (NullCap, None))"
| "finalise_cap (ArchObjectCap a)
                                         final =
      (liftM (\lambdax. (x, None)) $ arch_finalise_cap a final)"
definition
  can_fast_finalise :: "cap <math>\Rightarrow bool" where
 "can_fast_finalise cap \equiv case cap of
   ReplyCap r m \Rightarrow True
  | EndpointCap r b R \Rightarrow True
  | AsyncEndpointCap r b R \Rightarrow True
  | NullCap \Rightarrow True
  | \_ \Rightarrow False"
```

This operation is used to delete a capability when it is known that a long-running operation is impossible. It is equivalent to calling the regular finalisation operation. It cannot be defined in that way as doing so would create a circular definition.

```
lemma fast_finalise_def2:
   "fast_finalise cap final = do
       assert (can_fast_finalise cap);
    result \( - \) finalise_cap cap final;
    assert (result = (NullCap, None))
   od"
```

The finalisation process on a Zombie or Null capability is finished for all Null capabilities and for Zombies that cover no slots or only the slot they are currently stored in.

```
fun
```

```
cap_removeable :: "cap \Rightarrow cslot_ptr \Rightarrow bool"
where
   "cap_removeable NullCap slot = True"
| "cap_removeable (Zombie slot' bits n) slot =
        ((n = 0) \lor (n = 1 \lambda (slot', replicate (zombie_cte_bits bits) False) = slot))"
```

Checks for Zombie capabilities that refer to the CNode or TCB they are stored in.

```
{\tt cap\_cyclic\_zombie} \, :: \, {\tt "cap} \, \Rightarrow \, {\tt cslot\_ptr} \, \Rightarrow \, {\tt bool"} \, \, {\tt where} \,
```

```
"cap_cyclic_zombie cap slot \equiv case cap of
         Zombie slot' bits n \Rightarrow (slot', replicate (zombie_cte_bits bits) False) = slot
       The complete recursive delete operation.
function (sequential)
  rec_del :: "rec_del_call \Rightarrow (bool * irq option,'z::state_ext) p_monad"
where
  "rec_del (CTEDeleteCall slot exposed) s =
 (doE
    (success, irq_freed) ← rec_del (FinaliseSlotCall slot exposed);
    without_preemption $ when (exposed \times success) $ empty_slot slot irq_freed;
    returnOk undefined
  odE) s"
  "rec_del (FinaliseSlotCall slot exposed) s =
    cap \( \text{without_preemption $ get_cap slot;} \)
    if (cap = NullCap)
    then returnOk (True, None)
    else (doE
      is_final \( \) without_preemption \( \) is_final_cap cap;
      (remainder, irqopt) ← without_preemption $ finalise_cap cap is_final;
      if (cap_removeable remainder slot)
      then returnOk (True, irqopt)
      else if (cap_cyclic_zombie remainder slot \land \neg exposed)
        without_preemption $ set_cap remainder slot;
        returnOk (False, None)
      odE
      else doE
        without_preemption $ set_cap remainder slot;
        rec_del (ReduceZombieCall remainder slot exposed);
        preemption_point;
        rec_del (FinaliseSlotCall slot exposed)
      odF.
    odE)
  odE) s"
| "rec_del (ReduceZombieCall (Zombie ptr bits (Suc n)) slot False) s =
 (doE
    cn \( \text{returnOk $ first_cslot_of (Zombie ptr bits (Suc n));}\)
    assertE (cn \neq slot);
    without_preemption $ cap_swap_for_delete cn slot;
    returnOk undefined
  odE) s"
1
 "rec_del (ReduceZombieCall (Zombie ptr bits (Suc n)) slot True) s =
 (doE
    \verb|end_slot| \leftarrow \verb|return0k| (ptr, \verb|nat_to_cref| (zombie_cte_bits| bits) | n);
    rec_del (CTEDeleteCall end_slot False);
    new_cap \( \tau \) without_preemption $ get_cap slot;
    if (new_cap = Zombie ptr bits (Suc n))
    then without_preemption $ set_cap (Zombie ptr bits n) slot
    else assertE (new_cap = NullCap \times
                   is_zombie new_cap \( \) first_cslot_of new_cap = slot
                    \land first_cslot_of (Zombie ptr bits (Suc n)) \neq slot);
    returnOk undefined
```

```
"cap_revoke slot s = (doE
    cap ← without_preemption $ get_cap slot;
    cdt ← without_preemption $ gets cdt;
    descendants ← returnOk $ descendants_of slot cdt;
    whenE (cap ≠ NullCap ∧ descendants ≠ {}) (doE
        child ← without_preemption $ select_ext (next_revoke_cap slot) descendants;
        cap ← without_preemption $ get_cap child;
        assertE (cap ≠ NullCap);
        cap_delete child;
        preemption_point;
        cap_revoke slot
        odE)
odE) s"
```

### 30.5 Inserting and moving capabilities

(is\_aep\_cap c' \land obj\_ref\_of c' = r)"
| "same\_region\_as (CNodeCap r bits g) c' =

(is\_cnode\_cap c'  $\land$  obj\_ref\_of c' = r  $\land$  bits\_of c' = bits)" | "same\_region\_as (ReplyCap n m) c' = ( $\exists$  m'. c' = ReplyCap n m')"

```
definition
  \mathtt{get\_badge} :: "cap \Rightarrow badge option" where
 "get\_badge cap \equiv case cap of
    AsyncEndpointCap oref badge cr \Rightarrow Some badge
  | EndpointCap oref badge cr
                                      \Rightarrow Some badge
                                       \Rightarrow None"
For some purposes capabilities to physical objects are treated differently to others.
  arch_is_physical :: "arch_cap \Rightarrow bool" where
  "arch_is_physical cap \equiv case cap of ASIDControlCap \Rightarrow False | _ \Rightarrow True"
definition
  is\_physical :: "cap \Rightarrow bool" where
  "is_physical cap \equiv case cap of
    NullCap \Rightarrow False
  | DomainCap ⇒ False
  | IRQControlCap ⇒ False
  | IRQHandlerCap \_\Rightarrow False
  | ReplyCap \_ \Rightarrow False
  | ArchObjectCap c ⇒ arch_is_physical c
  | \_ \Rightarrow True"
Check whether the second capability is to the same object or an object contained in the region of the
first one.
fun
  arch_same_region_as :: "arch_cap ⇒ arch_cap ⇒ bool"
where
  "arch_same_region_as (PageCap r R s x) (PageCap r' R' s' x') =
     topA = r + (1 << pageBitsForSize s) - 1;</pre>
     topB = r' + (1 << pageBitsForSize s') - 1
   in r \le r' \land topA \ge topB \land r' \le topB)"
| "arch_same_region_as (PageTableCap r x) (PageTableCap r' x') = (r' = r)"
| "arch_same_region_as (PageDirectoryCap r x) (PageDirectoryCap r' x') = (r' = r)"
| "arch_same_region_as ASIDControlCap ASIDControlCap = True"
| "arch_same_region_as (ASIDPoolCap r a) (ASIDPoolCap r' a') = (r' = r)"
| "arch_same_region_as _ _ = False"
fun
  same_region_as :: "cap <math>\Rightarrow cap \Rightarrow bool"
  "same_region_as NullCap c' = False"
| "same_region_as (UntypedCap r bits free) c' =
    (is_physical c' ∧
     r \leq obj\_ref\_of c' \land
     obj_ref_of c' \leq obj_ref_of c' + obj_size c' - 1 \wedge
     obj_ref_of c' + obj_size c' - 1 \le r + (1 \iff bits) - 1)"
| "same_region_as (EndpointCap r b R) c' =
    (is_ep_cap c' \land obj_ref_of c' = r)"
| "same_region_as (AsyncEndpointCap r b R) c' =
```




Figure 30.1: Example capability derivation tree.

```
| "same_region_as (ThreadCap r) c' =
    (is_thread_cap c' ∧ obj_ref_of c' = r)"
| "same_region_as (Zombie r b n) c' = False"
| "same_region_as (IRQControlCap) c' =
    (c' = IRQControlCap ∨ (∃n. c' = IRQHandlerCap n))"
| "same_region_as DomainCap c' = (c' = DomainCap)"
| "same_region_as (IRQHandlerCap n) c' =
    (c' = IRQHandlerCap n)"
| "same_region_as (ArchObjectCap a) c' =
    (case c' of ArchObjectCap a' ⇒ arch_same_region_as a a' | _ ⇒ False)"
```

Check whether two capabilities are to the same object.

### definition

The function  $should_be_parent_of$  checks whether an existing capability should be a parent of another to-be-inserted capability. The test is the following: For capability c to be a parent of capability c', c needs to be the original capability to the object and needs to cover the same memory region as c' (i.e. cover the same object). In the case of endpoint capabilities, if c is a badged endpoint cap (badge  $\neq 0$ ), then it should be a parent of c' if c' has the same badge and is itself not an original badged endpoint cap.

Figure 30.1 shows an example capability derivation tree that illustrates a standard scenario: the top level is a large untyped capability, the second level splits this capability into two regions covered by their own untyped caps, both are children of the first level. The third level on the left is a copy of the level 2 untyped capability. Untyped capabilities when copied always create children, never siblings. In this scenario, the untyped capability was typed into two separate objects, creating two capabilities

on level 4, both are the original capability to the respective object, both are children of the untyped capability they were created from.

Ordinary original capabilities can have one level of derived capabilities (created, for instance, by the copy or mint operations). Further copies of these derived capabilities will create sibling, in this case remaining on level 5. There is an exception to this scheme for endpoint capabilities — they support an additional layer of depth with the concept of badged and unbadged endpoints. The original endpoint capability will be unbadged. Using the mint operation, a copy of the capability with a specific badge can be created. This new, badged capability to the same object is treated as an original capability (the "original badged endpoint capability") and supports one level of derived children like other capabilities.

### definition

```
should_be_parent_of :: "cap ⇒ bool ⇒ cap ⇒ bool ⇒ bool" where
"should_be_parent_of c original c' original' ≡
original ∧
same_region_as c c' ∧
(case c of
    EndpointCap ref badge R ⇒ badge ≠ 0 → cap_ep_badge c' = badge ∧ ¬original'
| AsyncEndpointCap ref badge R ⇒ badge ≠ 0 → cap_ep_badge c' = badge ∧ ¬original'
| _ ⇒ True)"
```

Insert a new capability as either a sibling or child of an existing capability. The function should\_be\_parent\_of determines which it will be.

The term for dest\_original determines if the new capability should be counted as the original capability to the object. This test is usually false, apart from the exceptions listed (newly badged endpoint capabilities, irq handlers, and untyped caps).

```
cap_insert :: "cap \Rightarrow cslot_ptr \Rightarrow cslot_ptr \Rightarrow (unit,'z::state_ext) s_monad" where
"cap_insert new_cap src_slot dest_slot 

do
  src_cap \( \text{get_cap src_slot}; \)
  dest\_original \leftarrow return (if is\_ep\_cap new\_cap then
                                 cap_ep_badge new_cap \neq cap_ep_badge src_cap
                              else if is_aep_cap new_cap then
                                 cap_ep_badge new_cap \neq cap_ep_badge src_cap
                              else if ∃irq. new_cap = IRQHandlerCap irq then
                                 src_cap = IRQControlCap
                              else is_untyped_cap new_cap);
  old_cap \( \text{get_cap dest_slot}; \)
  assert (old_cap = NullCap);
  set_untyped_cap_as_full src_cap new_cap src_slot;
  set_cap new_cap dest_slot;
  is_original ← gets is_original_cap;
  src_parent ← return $
     should_be_parent_of src_cap (is_original src_slot) new_cap dest_original;
  src_p \leftarrow gets (\lambda s. cdt s src_slot);
  dest_p \leftarrow gets (\lambda s. cdt s dest_slot);
  update_cdt (\lambdacdt. cdt (dest_slot := if src_parent
                                          then Some src_slot
                                          else cdt src_slot));
  do_extended_op (cap_insert_ext src_parent src_slot dest_slot src_p dest_p);
  set_original dest_slot dest_original
od"
```

### 30.6 Recycling capabilities

Overwrite the capabilities stored in a TCB while preserving the register set and other fields.

#### definition

Restore a finalised capability to its original form and also restore some aspects of the associated object to their original state.

### definition

```
recycle_cap :: "bool \Rightarrow cap \Rightarrow (cap,'z::state_ext) s_monad" where
"recycle_cap is_final cap \equiv
case cap of
  NullCap \Rightarrow fail
| DomainCap ⇒ return cap
| Zombie ptr tp n \Rightarrow
  (case tp of
        None \Rightarrow do
           st \( \text{get_thread_state ptr;} \)
           assert (st = Inactive);
           thread_set (tcb_registers_caps_merge default_tcb) ptr;
           do_extended_op (recycle_cap_ext ptr);
           return $ ThreadCap ptr
         od
       | Some sz ⇒ return $ CNodeCap ptr sz [])
| EndpointCap ep b \_ \Rightarrow
    when (b \neq 0) $ ep_cancel_badged_sends ep b;
    return cap
| ArchObjectCap c \Rightarrow liftM ArchObjectCap $ arch_recycle_cap is_final c
| _ ⇒ return cap"
```

Recycle the capability stored in a slot, including finalising it as though it were to be deleted and then restoring it to its original state.

### definition

```
cap_recycle :: "cslot_ptr ⇒ (unit,'z::state_ext) p_monad" where
"cap_recycle slot ≡ doE
   cap_revoke slot;
   finalise_slot slot True;
   without_preemption $ do
        cap ← get_cap slot;
        unless (cap = NullCap) $ do
            is_final' ← is_final_cap cap;
            cap' ← recycle_cap is_final' cap;
            set_cap cap' slot
        od
   od
od
```

Only caps with sufficient rights can be recycled.

### definition

```
has_recycle_rights :: "cap ⇒ bool" where
"has_recycle_rights cap ≡ case cap of
   NullCap ⇒ False
| DomainCap ⇒ False
| EndpointCap _ _ R ⇒ R = all_rights
| AsyncEndpointCap _ _ R ⇒ {AllowRead,AllowWrite} ⊆ R
| ArchObjectCap (PageCap _ R _ _) ⇒ {AllowRead,AllowWrite} ⊆ R
| _ ⇒ True"
```

### 30.7 Invoking CNode capabilities

The CNode capability confers authority to various methods which act on CNodes and the capabilities within them. Copies of capabilities may be inserted in empty CNode slots by Insert. Capabilities may be moved to empty slots with Move or swapped with others in a three way rotate by Rotate. A Reply capability stored in a thread's last-caller slot may be saved into a regular CNode slot with Save. The Revoke, Delete and Recycle methods may also be invoked on the capabilities stored in the CNode.

### definition

end

```
invoke_cnode :: "cnode_invocation \Rightarrow (unit,'z::state_ext) p_monad" where
"invoke_cnode i \equiv case i of
  {\tt RevokeCall\ dest\_slot} \ \Rightarrow \ {\tt cap\_revoke\ dest\_slot}
| DeleteCall dest_slot \Rightarrow cap_delete dest_slot
| InsertCall cap src_slot dest_slot ⇒
     without_preemption $ cap_insert cap src_slot dest_slot
| MoveCall cap src_slot dest_slot ⇒
     without_preemption $ cap_move cap src_slot dest_slot
| RotateCall cap1 cap2 slot1 slot2 slot3 \Rightarrow
     without_preemption $
     if slot1 = slot3 then
       cap_swap cap1 slot1 cap2 slot2
     else
       do cap_move cap2 slot2 slot3; cap_move cap1 slot1 slot2 od
| SaveCall slot ⇒ without_preemption $ do
  thread ← gets cur_thread;
  src_slot \( \text{return (thread, tcb_cnode_index 3);} \)
  cap \( \text{get_cap src_slot;} \)
  (case cap of
        NullCap \Rightarrow return ()
      | ReplyCap _ False \Rightarrow cap src_slot slot
      \mid _ \Rightarrow fail) od
| RecycleCall slot \Rightarrow cap_recycle slot"
```

# 31 Toplevel ARM Definitions

```
theory Arch_A
imports CSpace_A
begin
definition "page_bits = pageBits"
```

The ARM architecture does not provide any additional operations on its interrupt controller.

#### definition

```
arch\_invoke\_irq\_control :: "arch\_interrupt\_control \Rightarrow (unit, 'z::state\_ext) \ p\_monad" \ where "arch\_invoke\_irq\_control \ aic \equiv fail"
```

Switch to a thread's virtual address space context and write its IPC buffer pointer into the globals frame. Clear the load-exclusive monitor.

### definition

```
arch_switch_to_thread :: "obj_ref ⇒ (unit,'z::state_ext) s_monad" where
"arch_switch_to_thread t ≡ do
    set_vm_root t;
    globals ← gets (arm_globals_frame ∘ arch_state);
    buffer_ptr ← thread_get tcb_ipc_buffer t;
    do_machine_op $ storeWord globals buffer_ptr;
    do_machine_op $ clearExMonitor
    od"
```

The idle thread does not need to be handled specially on ARM.

### definition

```
arch_switch_to_idle_thread :: "(unit,'z::state_ext) s_monad" where
"arch_switch_to_idle_thread = do
    globals \( \to \) gets (arm_globals_frame \( \times \) arch_state);
    do_machine_op \( \times \) storeWord globals \( 0 \)
od"
```

### definition

```
 arch\_activate\_idle\_thread :: "obj\_ref \Rightarrow (unit, 'z::state\_ext) \ s\_monad" \ where "arch\_activate\_idle\_thread t \equiv return ()"
```

The ASIDControl capability confers the authority to create a new ASID pool object. This operation creates the new ASID pool, provides a capability to it and connects it to the global virtual ASID table.

```
perform_asid_control_invocation :: "asid_control_invocation ⇒ (unit, 'z::state_ext) s_monad" where
"perform_asid_control_invocation iv ≡ case iv of
  MakePool frame slot parent base ⇒ do
    delete_objects frame page_bits;
    pcap ← get_cap parent;
    set_cap (max_free_index_update pcap) parent;
    retype_region frame 1 0 (ArchObject ASIDPoolObj);
    cap_insert (ArchObjectCap $ ASIDPoolCap frame base) parent slot;
    assert (base && mask asid_low_bits = 0);
    asid_table ← gets (arm_asid_table ∘ arch_state);
```

```
asid_table' \leftarrow return (asid_table (asid_high_bits_of base \mapsto frame));
    modify (\lambdas. s (|arch_state := (arch_state s) (|arm_asid_table := asid_table')))
od"
The ASIDPool capability confers the authority to assign a virtual ASID to a page directory.
definition
perform_asid_pool_invocation :: "asid_pool_invocation \Rightarrow (unit,'z::state_ext) s_monad" where
"perform_asid_pool_invocation iv \equiv case iv of Assign asid pool_ptr ct_slot \Rightarrow
    pd_cap \( \tau \) get_cap ct_slot;
    case pd_cap of
       ArchObjectCap (PageDirectoryCap pd_base _) \Rightarrow do
         pool \leftarrow \texttt{get\_asid\_pool} \ pool\_ptr;
         \texttt{pool'} \leftarrow \texttt{return (pool (ucast asid} \mapsto \texttt{pd\_base));}
         set_cap (ArchObjectCap $ PageDirectoryCap pd_base (Some asid)) ct_slot;
         set_asid_pool pool_ptr pool'
    I \ \_ \Rightarrow fail
The PageDirectory capability confers the authority to flush cache entries associated with that PD
definition
  perform_page_directory_invocation :: "page_directory_invocation \Rightarrow (unit,'z::state_ext) s_monad"
  "perform_page_directory_invocation iv \equiv case iv of
        PageDirectoryFlush typ start end pstart pd asid \Rightarrow
          when (start < end) $ do
            root\_switched \leftarrow set\_vm\_root\_for\_flush pd asid;
            do_machine_op $ do_flush typ start end pstart;
             when root_switched $ do
               \texttt{tcb} \leftarrow \texttt{gets} \ \texttt{cur\_thread};
               set_vm_root tcb
             od
      | PageDirectoryNothing ⇒ return ()"
definition
  pte_check_if_mapped :: "32 word ⇒ (bool, 'z::state_ext) s_monad"
where
  "pte_check_if_mapped slot \equiv do
     \texttt{pt} \; \leftarrow \; \texttt{get\_master\_pte} \; \; \texttt{slot};
     return (pt \neq InvalidPTE)
  od"
definition
  pde_check_if_mapped :: "32 word ⇒ (bool, 'z::state_ext) s_monad"
where
  "pde_check_if_mapped slot \equiv do
     pd ← get_master_pde slot;
     return (pd \neq InvalidPDE)
  od"
A pointer is inside a user frame if its top bits point to a DataPage.
  in_user_frame :: "word32 \Rightarrow 'z::state_ext state \Rightarrow bool" where
  "in_user_frame p s \equiv
```

```
\exists sz. kheap s (p && ~~ mask (pageBitsForSize sz)) = Some (ArchObj (DataPage sz))"
```

Store or load a word at an offset from an IPC buffer.

```
definition
```

```
store_word_offs :: "obj_ref \Rightarrow nat \Rightarrow machine_word \Rightarrow (unit,'z::state_ext) s_monad" where
"store_word_offs ptr offs v \equiv do s \Lappa get;
    assert (in_user_frame (ptr + of_nat (offs * word_size)) s);
    do_machine_op $ storeWord (ptr + of_nat (offs * word_size)) v
    od"
```

Set the message registers of a thread.

```
definition
```

```
\texttt{set\_mrs} \ :: \ \texttt{"obj\_ref} \ \Rightarrow \ \texttt{obj\_ref} \ \texttt{option} \ \Rightarrow \ \texttt{message} \ \texttt{list} \ \Rightarrow \ \texttt{(length\_type,'z::state\_ext)} \ \texttt{s\_monad"}
where
   "set_mrs thread buf msgs \equiv
    do
       tcb ← gets_the $ get_tcb thread;
       context \( \text{return (tcb_context tcb);}
       \texttt{new\_regs} \leftarrow \texttt{return} \ (\lambda \texttt{reg}. \ \texttt{if} \ \texttt{reg} \in \texttt{set} \ (\texttt{take} \ (\texttt{length} \ \texttt{msgs}) \ \texttt{msg\_registers})
                                           then msgs ! (the_index msg_registers reg)
                                           else context reg);
       set_object thread (TCB (tcb ( tcb_context := new_regs )));
       remaining\_msgs \leftarrow return \ (drop \ (length \ msg\_registers) \ msgs);
       case buf of
       None
                     \Rightarrow return $ nat_to_len (min (length msg_registers) (length msgs))
    | Some pptr \Rightarrow do
          zipWithM_x (\lambda x. store_word_offs pptr x)
              [length msg_registers + 1 ..< Suc msg_max_length] remaining_msgs;</pre>
          return $ nat_to_len $ min (length msgs) msg_max_length
       od
    od"
definition
   \texttt{set\_message\_info} \ :: \ \texttt{"obj\_ref} \ \Rightarrow \ \texttt{message\_info} \ \Rightarrow \ \texttt{(unit,'z::state\_ext)} \ \texttt{s\_monad"}
   "set_message_info thread info \equiv
       as_user thread $ set_register msg_info_register $
                               message_info_to_data info"
```

The Page capability confers the authority to map, unmap and flush the memory page. The remap system call is a convenience operation that ensures the page is mapped in the same location as this cap was previously used to map it in.

```
| Inr (pde, slots) \Rightarrow do
             flush \( \to \) pde_check_if_mapped (hd slots);
             store_pde (hd slots) pde;
             mapM (swp store_pde InvalidPDE) (tl slots);
             do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pde (last slots))
                                                     (addrFromPPtr (hd slots));
             if flush then (invalidate_tlb_by_asid asid) else return ()
        od
    od
| PageRemap asid (Inl (pte, slots)) \Rightarrow do
    flush \( \text{pte_check_if_mapped (hd slots);} \)
    store_pte (hd slots) pte;
    mapM_x (swp store_pte InvalidPTE) (tl slots);
    do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pte (last slots))
                                            (addrFromPPtr (hd slots));
    if flush then (invalidate_tlb_by_asid asid) else return ()
  od
| PageRemap asid (Inr (pde, slots)) \Rightarrow do
    flush \( \to \) pde_check_if_mapped (hd slots);
    store_pde (hd slots) pde;
    mapM_x (swp store_pde InvalidPDE) (tl slots);
    do_machine_op $ cleanCacheRange_PoU (hd slots) (last_byte_pde (last slots))
                                            (addrFromPPtr (hd slots));
    if flush then (invalidate_tlb_by_asid asid) else return ()
  od
| PageUnmap cap ct_slot \Rightarrow
    case cap of
      PageCap p R vp_size vp_mapped_addr \Rightarrow do
        case vp_mapped_addr of
             Some (asid, vaddr) ⇒ unmap_page vp_size asid vaddr p
           | None ⇒ return ();
        cap \left liftM the_arch_cap $ get_cap ct_slot;
        set_cap (ArchObjectCap $ update_map_data cap None) ct_slot
      od
    | \_ \Rightarrow fail
| PageFlush typ start end pstart pd asid \Rightarrow
    when (start < end) $ do
      {\tt root\_switched} \, \leftarrow \, {\tt set\_vm\_root\_for\_flush} \, \, {\tt pd} \, \, {\tt asid};
      do_machine_op $ do_flush typ start end pstart;
      when root_switched $ do
        tcb ← gets cur_thread;
        set_vm_root tcb
      od
   od
| PageGetAddr ptr ⇒ do
    ct \( \text{gets cur_thread}; \)
    n_msg \leftarrow set_mrs ct None [addrFromPPtr ptr];
    set_message_info ct $ MI n_msg 0 0 0
PageTable capabilities confer the authority to map and unmap page tables.
perform_page_table_invocation :: "page_table_invocation \Rightarrow (unit,'z::state_ext) s_monad" where
"perform_page_table_invocation iv \equiv
case iv of PageTableMap cap ct_slot pde pd_slot \Rightarrow do
    set_cap cap ct_slot;
    store_pde pd_slot pde;
```

```
do_machine_op $ cleanByVA_PoU pd_slot (addrFromPPtr pd_slot)
  od
  | PageTableUnmap (ArchObjectCap (PageTableCap p mapped_address)) ct_slot \Rightarrow do
    case mapped_address of Some (asid, vaddr) \Rightarrow do
      unmap_page_table asid vaddr p;
      pte_bits ← return 2;
      \texttt{slots} \, \leftarrow \, \texttt{return} \, \, [\texttt{p, p + (1 << pt\_bits)} \, \, .e. \, \, \texttt{p + (1 << pt\_bits)} \, \, \texttt{- 1]};
      mapM_x (swp store_pte InvalidPTE) slots;
      do_machine_op $ cleanCacheRange_PoU p (p + (1 << pt_bits) - 1)</pre>
                                               (addrFromPPtr p)
    od | None ⇒ return ();
    cap \left liftM the_arch_cap $ get_cap ct_slot;
    set_cap (ArchObjectCap $ update_map_data cap None) ct_slot
  od
  | \_ \Rightarrow fail"
Top level system call despatcher for all ARM-specific system calls.
definition
  arch\_perform\_invocation :: "arch\_invocation \Rightarrow (data list, 'z::state\_ext) p\_monad" where
  "arch_perform_invocation i \equiv liftE \$ do
    case i of
           {\tt InvokePageTable\ oper\ \Rightarrow\ perform\_page\_table\_invocation\ oper}
         | InvokePageDirectory oper \Rightarrow perform_page_directory_invocation oper
         | InvokePage oper \Rightarrow perform_page_invocation oper
         | InvokeASIDPool oper ⇒ perform_asid_pool_invocation oper;
    return $ []
od"
end
```

## 32 Scheduler

```
theory Schedule_A
imports Arch_A
begin
abbreviation
  "idle st \equiv st = Structures_A.IdleThreadState"
Gets the TCB at an address if the thread can be scheduled.
definition
  getActiveTCB :: "obj_ref \Rightarrow 'z::state_ext state \Rightarrow tcb option"
where
  \verb"getActiveTCB tcb_ref state \equiv
   case (get_tcb tcb_ref state)
     of None
                          \Rightarrow None
       | Some tcb
                          ⇒ if (runnable $ tcb_state tcb)
                             then Some tcb else None"
Gets all schedulable threads in the system.
definition
  allActiveTCBs :: "(obj_ref set,'z::state_ext) s_monad" where
  \verb""allActiveTCBs" \equiv \verb"do"
    \mathtt{state} \, \leftarrow \, \mathtt{get};
    return \{x. getActiveTCB \ x \ state \neq None\}
Switches the current thread to the specified one.
definition
  switch_{to\_thread} :: "obj_ref \Rightarrow (unit, 'z::state_ext) s_monad" where
  "switch_to_thread t \equiv do
     \mathtt{state} \, \leftarrow \, \mathtt{get};
     assert (get_tcb t state \neq None);
     arch_switch_to_thread t;
     do_extended_op (tcb_sched_action (tcb_sched_dequeue) t);
     modify (\lambdas. s (| cur_thread := t |)
Asserts that a thread is runnable before switching to it.
definition guarded_switch_to :: "obj_ref \Rightarrow (unit,'z::state_ext) s_monad" where
"guarded_switch_to thread ≡ do ts ← get_thread_state thread;
                       assert (runnable ts);
                       switch_to_thread thread
                    od"
Switches to the idle thread.
  switch_to_idle_thread :: "(unit, 'z::state_ext) s_monad" where
  \verb"switch_to_idle_thread \equiv \verb"do"
     \texttt{thread} \leftarrow \texttt{gets idle\_thread};
      arch_switch_to_idle_thread;
```

```
modify (\lambdas. s (| cur_thread := thread |))
   od"
class state_ext_sched = state_ext +
  fixes schedule :: "(unit, 'a) s_monad"
definition choose_thread :: "det_ext state \Rightarrow (unit \times det_ext state) set \times bool" where
"choose_thread \equiv
      do
        d ← gets cur_domain;
        queues \leftarrow gets (\lambdas. ready_queues s d);
        if (\forall prio. queues prio = []) then (switch_to_idle_thread)
        else (guarded_switch_to (hd (max_non_empty_queue queues)))
      od"
instantiation det_ext_ext :: (type) state_ext_sched
begin
definition "schedule_det_ext_ext \equiv do
     cur ← gets cur_thread;
     cur_ts \( \) get_thread_state cur;
     action ← gets scheduler_action;
     (case action of
       resume\_cur\_thread \Rightarrow do
                               id ← gets idle_thread;
                               assert (runnable cur_ts \lor cur = id);
                               return ()
       choose_new_thread \Rightarrow do
          when (runnable cur_ts) ((tcb_sched_action tcb_sched_enqueue cur));
          dom_time \( \tau \) gets domain_time;
          when (dom_time = 0) next_domain;
          choose_thread;
          (set_scheduler_action resume_cur_thread) od |
       switch\_thread t \Rightarrow do
          when (runnable cur_ts) ((tcb_sched_action tcb_sched_enqueue cur));
          guarded_switch_to t;
          (set_scheduler_action resume_cur_thread) od)
instance
end
instantiation unit :: state_ext_sched
begin
The scheduler is heavily underspecified. It is allowed to pick any active thread or the idle thread. If
the thread the scheduler picked is the current thread, it may omit the call to switch_to_thread.
definition schedule_unit :: "(unit,unit) s_monad" where
"schedule\_unit \equiv do
   cur \( \tau \) gets cur_thread;
   \texttt{threads} \leftarrow \texttt{allActiveTCBs};
   thread \leftarrow select threads;
     if thread = cur then
     return () OR switch_to_thread thread
   else
```

```
switch_to_thread thread
od OR
switch_to_idle_thread"
```

instance end

 $lemmas \ \, \texttt{schedule\_def} \ \, \texttt{=} \ \, \texttt{schedule\_det\_ext\_ext\_def} \ \, \texttt{schedule\_unit\_def}$ 

 $\mathbf{end}$ 

## 33 Threads and TCBs

```
theory Tcb_A
imports Schedule_A
begin
```

### 33.1 Activating Threads

Threads that are active always have a master Reply capability to themselves stored in their reply slot. This is so that a derived Reply capability can be generated immediately if they wish to issue one. This function sets up a new master Reply capability if one does not exist.

### definition

```
"setup_reply_master thread ≡ do
  old_cap <- get_cap (thread, tcb_cnode_index 2);
  when (old_cap = NullCap) $ do
      set_original (thread, tcb_cnode_index 2) True;
      set_cap (ReplyCap thread True) (thread, tcb_cnode_index 2)
  od
od"</pre>
```

Reactivate a thread if it is not already running.

#### definition

```
restart :: "obj_ref ⇒ (unit,'z::state_ext) s_monad" where
"restart thread ≡ do
    state ← get_thread_state thread;
    when (¬ runnable state ∧ ¬ idle state) $ do
        ipc_cancel thread;
        setup_reply_master thread;
        set_thread_state thread Restart;
        do_extended_op (tcb_sched_action (tcb_sched_enqueue) thread);
        do_extended_op (switch_if_required_to thread)
        od
        od"
```

This action is performed at the end of a system call immediately before control is restored to a used thread. If it needs to be restarted then its program counter is set to the operation it was performing rather than the next operation. The idle thread is handled specially.

```
activate_thread :: "(unit, 'z::state_ext) s_monad" where
"activate_thread \(\equiv do \)
    thread \(\to \) gets cur_thread;
    state \(\to \) get_thread_state thread;
    (case state
        of Running \(\to \) return ()
        | Restart \(\to \) (do
            pc \(\to \) as_user thread getRestartPC;
            as_user thread \(\frac{\times \times \tim
```

```
\mid \_ \Rightarrow fail)
```

### 33.2 Thread Message Formats

```
The number of message registers in a maximum length message.
definition
  number_of_mrs :: nat where
 "number_of_mrs \equiv 32"
The size of a user IPC buffer.
definition
  {\tt ipc\_buffer\_size} \ :: \ {\tt vspace\_ref} \ {\tt where}
 "ipc_buffer_size \equiv of_nat ((number_of_mrs + captransfer_size) * word_size)"
  load_word_offs :: "obj_ref \Rightarrow nat \Rightarrow (machine_word, 'z::state_ext) s_monad" where
 "load_word_offs ptr offs \equiv
    do_machine_op $ loadWord (ptr + of_nat (offs * word_size))"
  {\tt load\_word\_offs\_word} \ :: \ {\tt "obj\_ref} \ \Rightarrow \ {\tt data} \ \Rightarrow \ ({\tt machine\_word}, {\tt 'z} :: {\tt state\_ext}) \ {\tt s\_monad"} \ \ {\tt where}
 "load_word_offs_word ptr offs \equiv
    do_machine_op $ loadWord (ptr + (offs * word_size))"
Get all of the message registers, both from the sending thread's current register file and its IPC buffer.
  get_mrs :: "obj_ref ⇒ obj_ref option ⇒ message_info ⇒
                 (message list, 'z::state_ext) s_monad" where
  "get_mrs thread buf info \equiv do
      context \( \tau \) thread_get tcb_context thread;
      cpu_mrs \( \tau \) return (map context msg_registers);
      \texttt{buf\_mrs} \leftarrow \texttt{case} \ \texttt{buf}
        of None
                      \Rightarrow return []
         | Some pptr \Rightarrow mapM (\lambdax. load_word_offs pptr x)
                  [length msg_registers + 1 ..< Suc msg_max_length];</pre>
      return (take (unat (mi_length info)) $ cpu_mrs @ buf_mrs)
Copy message registers from one thread to another.
  copy_mrs :: "obj_ref \Rightarrow obj_ref option \Rightarrow obj_ref \Rightarrow
                 obj_ref option \Rightarrow length_type \Rightarrow (length_type,'z::state_ext) s_monad" where
  "copy_mrs sender sbuf receiver rbuf n \equiv
     hardware_mrs ← return $ take (unat n) msg_registers;
      mapM (\lambdar. do
          v \leftarrow as_user sender $ get_register r;
          as_user receiver \$ set_register r v
        od) hardware_mrs;
      buf_mrs ← case (sbuf, rbuf) of
        (Some sb_ptr, Some rb_ptr) \Rightarrow mapM (\lambdax. do
                                               v \leftarrow load_word_offs sb_ptr x;
```

store\_word\_offs rb\_ptr x v

[length msg\_registers + 1 ..< Suc (unat n)]</pre>

 $| \_ \Rightarrow \text{return } [];$ 

```
return $ min n $ nat_to_len $ length hardware_mrs + length buf_mrs
   od"
The ctable and vtable slots of the TCB.
  get_tcb_ctable_ptr :: "obj_ref ⇒ cslot_ptr" where
  "get_tcb_ctable_ptr tcb_ref \equiv (tcb_ref, tcb_cnode_index 0)"
definition
  get_tcb_vtable_ptr :: "obj_ref ⇒ cslot_ptr" where
  "get_tcb_vtable_ptr tcb_ref \equiv (tcb_ref, tcb_cnode_index 1)"
Copy a set of registers from a thread to memory and vice versa.
definition
  \texttt{copyRegsToArea} \ :: \ \texttt{"register list} \ \Rightarrow \ \texttt{obj\_ref} \ \Rightarrow \ \texttt{obj\_ref} \ \Rightarrow \ \texttt{(unit,'z::state\_ext)} \ \texttt{s\_monad"} \ \ \textbf{where}
  "copyRegsToArea regs thread ptr \equiv do
      \texttt{context} \; \leftarrow \; \texttt{thread\_get} \; \; \texttt{tcb\_context} \; \; \texttt{thread};
      zipWithM_x (store_word_offs ptr)
         [0 ..< length regs]
         (map context regs)
  od"
definition
  copyAreaToRegs :: "register list \Rightarrow obj_ref \Rightarrow obj_ref \Rightarrow (unit,'z::state_ext) s_monad" where
  "copyAreaToRegs regs ptr thread \equiv do
      old_regs \leftarrow thread_get tcb_context thread;
      vals \leftarrow mapM \; (load\_word\_offs \; ptr) \; [0 \; .. < length \; regs];
      \texttt{vals2} \leftarrow \texttt{return \$ zip vals regs;}
      vals3 \leftarrow return $ map (\lambda(v, r). (sanitiseRegister r v, r)) vals2;
      new_regs \leftarrow return $ foldl (\lambdars (v, r). rs ( r := v )) old_regs vals3;
      thread_set (\lambdatcb. tcb (| tcb_context := new_regs |) thread
Optionally update the tcb at an address.
definition
  option_update_thread :: "obj_ref \Rightarrow ('a \Rightarrow tcb \Rightarrow tcb) \Rightarrow 'a option \Rightarrow (unit, 'z::state_ext) s_monad"
where
 "option_update_thread thread fn \equiv option_case (return ()) (\lambda v. thread_set (fn v) thread)"
Check that a related capability is at an address. This is done before calling cap_insert to avoid a
corner case where the would-be parent of the cap to be inserted has been moved or deleted.
definition
  \texttt{check\_cap\_at} \ :: \ \texttt{"cap} \ \Rightarrow \ \texttt{cslot\_ptr} \ \Rightarrow \ \texttt{(unit,'z::state\_ext)} \ \ \texttt{s\_monad} \ \Rightarrow \ \texttt{(unit,'z::state\_ext)} \ \ \texttt{s\_monad} \ \ \texttt{"}
where
 "check_cap_at cap slot m \equiv do
    cap' \leftarrow get_cap slot;
     when (same_object_as cap cap') m
TCB capabilities confer authority to perform seven actions. A thread can request to yield its timeslice
to another, to suspend or resume another, to reconfigure another thread, or to copy register sets into,
out of or between other threads.
  invoke_tcb :: "tcb_invocation \Rightarrow (data list,'z::state_ext) p_monad"
where
```

"invoke\_tcb (Suspend thread) = liftE (do suspend thread; return [] od)"

```
| "invoke_tcb (Resume thread) = liftE (do restart thread; return [] od)"
| "invoke_tcb (ThreadControl target slot faultep priority croot vroot buffer)
   = doE
    liftE $ option_update_thread target (tcb_fault_handler_update o K) faultep;
    liftE $ case priority of None ⇒ return()
     | Some prio \Rightarrow do_extended_op (set_priority target prio);
    (case croot of None ⇒ returnOk ()
     | Some (new_cap, src_slot) ⇒ doE
      cap_delete (target, tcb_cnode_index 0);
      liftE $ check_cap_at new_cap src_slot
            $ check_cap_at (ThreadCap target) slot
            $ cap_insert new_cap src_slot (target, tcb_cnode_index 0)
    odE);
    (case vroot of None \Rightarrow returnOk ()
     | Some (new_cap, src_slot) \Rightarrow doE
      cap_delete (target, tcb_cnode_index 1);
      liftE $ check_cap_at new_cap src_slot
            $ check_cap_at (ThreadCap target) slot
            $ cap_insert new_cap src_slot (target, tcb_cnode_index 1)
    odE);
    (case buffer of None ⇒ returnOk ()
     | Some (ptr, frame) \Rightarrow doE
      cap_delete (target, tcb_cnode_index 4);
      liftE $ thread_set (\lambda t. t (| tcb_ipc_buffer := ptr |) target;
      liftE \$ case frame of None \Rightarrow return ()
       | Some (new_cap, src_slot) \Rightarrow
            check_cap_at new_cap src_slot
          $ check_cap_at (ThreadCap target) slot
          $ cap_insert new_cap src_slot (target, tcb_cnode_index 4)
    odE):
    returnOk []
  odE"
| "invoke_tcb (CopyRegisters dest src suspend_source resume_target transfer_frame transfer_integer
transfer_arch) =
  (liftE $ do
    when suspend_source $ suspend src;
    when resume_target $ restart dest;
    when transfer_frame $ do
        mapM_x (\lambda r. do
                 v \( \tau \) as_user src $ getRegister r;
                 as_user dest $ setRegister r v
        od) frame_registers;
        pc \( \tau \) as_user dest getRestartPC;
        as_user dest $ setNextPC pc
    od:
    when transfer_integer $
        mapM_x (\lambda r. do
                 v \leftarrow as\_user src $getRegister r;
                 as_user dest $ setRegister r v
        od) gpRegisters;
    return []
  od)"
| "invoke_tcb (ReadRegisters src suspend_source n arch) =
  (liftE $ do
    when suspend_source $ suspend src;
```

```
self \leftarrow gets cur\_thread;
    regs \( \text{return (take (unat n) $ frame_registers @ gp_registers);}
    as_user src $ mapM getRegister regs
  od)"
| "invoke_tcb (WriteRegisters dest resume_target values arch) =
  (liftE $ do
    self ← gets cur_thread;
    as_user dest $ do
         zipWithM (\lambdar v. setRegister r (sanitiseRegister r v))
              (frameRegisters @ gpRegisters) values;
         pc ← getRestartPC;
         setNextPC pc
    od;
    when resume_target $ restart dest;
    return []
  od)"
definition
  set\_domain :: "obj\_ref \Rightarrow domain \Rightarrow unit det\_ext\_monad" where
  "set_domain tptr new_dom \equiv do
      cur \( \tau \) gets cur_thread;
      tcb_sched_action tcb_sched_dequeue tptr;
     thread_set_domain tptr new_dom;
     \texttt{ts} \, \leftarrow \, \texttt{get\_thread\_state} \ \texttt{tptr};
     when (runnable ts) (tcb_sched_action tcb_sched_enqueue tptr);
     when (tptr = cur) reschedule_required
\textbf{definition invoke\_domain: "obj\_ref} \Rightarrow \textbf{domain} \Rightarrow (\texttt{data list,'z::state\_ext}) \ p\_monad"
  "invoke_domain thread domain \equiv
      liftE (do do_extended_op (set_domain thread domain); return [] od)"
end
```

## **34 IPC**

```
theory Ipc_A
imports Tcb_A
begin
```

## 34.1 Getting and setting the message info register.

```
definition
  get_message_info :: "obj_ref ⇒ (message_info,'z::state_ext) s_monad"
where
  "get_message_info thread ≡ do
    x ← as_user thread $ get_register msg_info_register;
    return $ data_to_message_info x
    od"
```

## 34.2 IPC Capability Transfers

```
definition
```

```
remove_rights :: "cap_rights \Rightarrow cap \Rightarrow cap" where "remove_rights rights cap \equiv cap_rights_update (cap_rights cap \Rightarrow rights) cap"
```

In addition to the data payload a message may also contain capabilities. When a thread requests additional capabilities be transferred the identities of those capabilities are retreived from the thread's IPC buffer.

```
definition
```

This function both looks up the addresses of the additional capabilities and retreives them from the sender's CSpace.

```
definition
```

```
lookup_extra_caps :: "obj_ref \Rightarrow data option \Rightarrow message_info \Rightarrow ((cap \times cslot_ptr) list,'z::state_ext) f_monad" where "lookup_extra_caps thread buffer mi \equiv doE
```

```
\mbox{cptrs} \leftarrow \mbox{liftE \$ get_extra_cptrs buffer mi;} \\ \mbox{mapME} (\lambda \mbox{cptr. cap_fault_on_failure (of_bl cptr) False \$ lookup_cap_and_slot thread cptr)} \\ \mbox{cptrs} \\ \mbox{odE"}
```

Capability transfers. Capabilities passed along with a message are split into two groups. Capabilities to the same endpoint as the message is passed through are not copied. Their badges are unwrapped and stored in the receiver's message buffer instead. Other capabilities are copied into the given slots. Capability unwrapping allows a client to efficiently demonstrate to a server that it possesses authority to two or more services that server provides.

```
definition
  set_extra_badge :: "word32 \Rightarrow word32 \Rightarrow nat \Rightarrow (unit, 'z::state_ext) s_monad"
where
  "set_extra_badge buffer badge n \equiv
      store_word_offs buffer (buffer_cptr_index + n) badge"
type_synonym transfer_caps_data = "(cap × cslot_ptr) list × cslot_ptr list"
  transfer\_caps\_loop :: "obj\_ref option <math>\Rightarrow bool \Rightarrow obj\_ref \Rightarrow nat
                            ⇒ (cap × cslot_ptr) list ⇒ cslot_ptr list
                            ⇒ message_info ⇒ (message_info,'z::state_ext) s_monad"
where
  "transfer_caps_loop ep diminish rcv_buffer n [] slots
      mi = return (MI (mi_length mi) (of_nat n) (mi_caps_unwrapped mi)
                          (mi_label mi))"
| "transfer_caps_loop ep diminish rcv_buffer n ((cap, slot) # morecaps)
         slots mi =
  const_on_failure (MI (mi_length mi) (of_nat n) (mi_caps_unwrapped mi)
                         (mi_label mi)) (doE
    transfer_rest ← returnOk $ transfer_caps_loop ep diminish
         rcv_buffer (n + 1) morecaps;
    if (is_ep_cap cap \lambda ep = Some (obj_ref_of cap))
    then doE
       liftE $ set_extra_badge rcv_buffer (cap_ep_badge cap) n;
       liftE $ transfer_rest slots (MI (mi_length mi) (mi_extra_caps mi)
          (mi_caps_unwrapped mi || (1 << n)) (mi_label mi))</pre>
    odE
    else if slots \neq []
    then doE
      {\tt cap'} \leftarrow {\tt derive\_cap} slot (if diminish then remove\_rights {AllowWrite} cap else cap);
      whenE (cap' = NullCap) $ throwError undefined;
      liftE $ cap_insert cap' slot (hd slots);
      liftE $ transfer_rest (tl slots) mi
    else returnOk (MI (mi_length mi) (of_nat n) (mi_caps_unwrapped mi)
                         (mi_label mi))
  odE)"
definition
  transfer\_caps :: "message\_info <math>\Rightarrow (cap \times cslot\_ptr) \ list \Rightarrow
                     obj\_ref option \Rightarrow obj\_ref \Rightarrow obj\_ref option \Rightarrow bool \Rightarrow
                     (message_info,'z::state_ext) s_monad"
where
  "transfer_caps info caps endpoint receiver recv_buffer diminish \equiv do
     dest_slots \( \) get_receive_slots receiver recv_buffer;
     mi' ← return $ MI (mi_length info) 0 0 (mi_label info);
```

## 34.3 Fault Handling

Threads fault when they attempt to access services that are not backed by any resources. Such a thread is then blocked and a fault messages is sent to its supervisor. When a reply to that message is sent the thread is reactivated.

Format a message for a given fault type.

```
fun
```

```
make_fault_msg :: "fault \Rightarrow obj_ref \Rightarrow (data \times data list,'z::state_ext) s_monad"
  "make_fault_msg (CapFault cptr rp lf) thread = (do
     pc \( \tau \) as_user thread getRestartPC;
     return (1, pc # cptr # (if rp then 1 else 0) # msg_from_lookup_failure lf)
   od)"
| "make_fault_msg (VMFault vptr arch) thread = (do
     pc \( \tau \) as_user thread getRestartPC;
     return (2, pc # vptr # arch)
   od)"
| "make_fault_msg (UnknownSyscallException n) thread = (do
     msg \( \tau \) as_user thread $ mapM getRegister syscallMessage;
     return (3, msg @ [n])
   od)"
| "make_fault_msg (UserException exception code) thread = (do
     msg \leftarrow as\_user thread \$ mapM getRegister exceptionMessage;
     return (4, msg @ [exception, code])
   od)"
```

React to a fault reply. The reply message is interpreted in a manner that depends on the type of the original fault. For some fault types a thread reconfiguration is performed. This is done entirely to save the fault message recipient an additional system call. This function returns a boolean indicating whether the thread should now be restarted.

#### fun

```
{\tt handle\_fault\_reply} \; :: \; {\tt "fault} \; \Rightarrow \; {\tt obj\_ref} \; \Rightarrow \;
                            data ⇒ data list ⇒ (bool, 'z::state_ext) s_monad"
where
  "handle_fault_reply (CapFault cptr rp lf) thread x y = return True"
| "handle_fault_reply (VMFault vptr arch) thread x y = return True"
| "handle_fault_reply (UnknownSyscallException n) thread label msg = do
     as_user thread $ zipWithM_x
          (\lambda r \ v. \ set\_register \ r \ sanitiseRegister \ r \ v)
          syscallMessage msg;
     return (label = 0)
   od"
| "handle_fault_reply (UserException exception code) thread label msg = do
     as_user thread $ zipWithM_x
          (\lambda r \ v. \ set\_register \ r \ sanitiseRegister \ r \ v)
          exceptionMessage msg;
     return (label = 0)
```

Transfer a fault message from a faulting thread to its supervisor.

```
definition
  do_fault_transfer :: "data \Rightarrow obj_ref \Rightarrow obj_ref
                                   ⇒ obj_ref option ⇒ (unit, 'z::state_ext) s_monad"
 "do_fault_transfer badge sender receiver buf \equiv do
    fault \( \tau \) thread_get tcb_fault sender;
    \texttt{f} \; \leftarrow \; \texttt{(case fault of)}
           Some f \Rightarrow return f
        | None \Rightarrow fail);
     (label, msg) ← make_fault_msg f sender;
    sent \( \tau \) set_mrs receiver buf msg;
    set_message_info receiver $ MI sent 0 0 label;
    as_user receiver $ set_register badge_register badge
  od"
34.4 Synchronous Message Transfers
Transfer a non-fault message.
definition
  do_normal_transfer :: "obj_ref ⇒ obj_ref option ⇒ obj_ref option
                                            \Rightarrow data \Rightarrow bool \Rightarrow obj_ref
                                            \Rightarrow obj_ref option
                                            \Rightarrow bool \Rightarrow (unit, 'z::state_ext) s_monad"
where
 "do_normal_transfer sender sbuf endpoint badge grant
                         receiver rbuf diminish =
  do
    mi \leftarrow get_message_info sender;
    {\tt caps} \leftarrow {\tt if} \ {\tt grant} \ {\tt then} \ {\tt lookup\_extra\_caps} \ {\tt sender} \ {\tt sbuf} \ {\tt mi} \ {\tt <catch>} \ {\tt K} \ ({\tt return} \ [])
       else return [];
    mrs_transferred \( \text{copy_mrs sender sbuf receiver rbuf (mi_length mi);}\)
    \mbox{mi'} \leftarrow \mbox{transfer\_caps mi caps endpoint receiver rbuf diminish;}
    set_message_info receiver $ MI mrs_transferred (mi_extra_caps mi')
                                           (mi_caps_unwrapped mi') (mi_label mi);
    as_user receiver $ set_register badge_register badge
Transfer a message either involving a fault or not.
definition
  do_ipc_transfer :: "obj_ref ⇒ obj_ref option ⇒
                           badge \Rightarrow bool \Rightarrow obj\_ref \Rightarrow bool \Rightarrow (unit,'z::state\_ext) s\_monad"
  "do_ipc_transfer sender ep badge grant
      \texttt{receiver diminish} \equiv \texttt{do}
      recv_buffer \leftar lookup_ipc_buffer True receiver;
      fault \( \tau \) thread_get tcb_fault sender;
      case fault
         of None \Rightarrow do
              send_buffer \leftarrow lookup_ipc_buffer False sender;
              do_normal_transfer sender send_buffer ep badge grant
                                 receiver recv_buffer diminish
```

| Some f  $\Rightarrow$  do\_fault\_transfer badge sender receiver recv\_buffer

od"

Transfer a reply message and delete the one-use Reply capability.

```
definition
```

```
do\_reply\_transfer :: "obj\_ref \Rightarrow obj\_ref \Rightarrow cslot\_ptr \Rightarrow (unit,'z::state\_ext) s\_monad"
where
 "do_reply_transfer sender receiver slot \equiv do
     state \leftarrow get_thread_state receiver;
     assert (state = BlockedOnReply);
     \texttt{fault} \leftarrow \texttt{thread\_get} \ \texttt{tcb\_fault} \ \texttt{receiver};
     case fault of
       None \Rightarrow do
           do_ipc_transfer sender None 0 True receiver False;
           cap delete one slot:
           set_thread_state receiver Running;
           do_extended_op (attempt_switch_to receiver)
     | Some f \Rightarrow do
           cap_delete_one slot;
           mi \leftarrow get_message_info sender;
           \texttt{buf} \, \leftarrow \, \texttt{lookup\_ipc\_buffer} \, \, \texttt{False} \, \, \texttt{sender};
           {\tt mrs} \, \leftarrow \, {\tt get\_mrs} \, \, {\tt sender} \, \, {\tt buf} \, \, {\tt mi} \, ; \, \,
           restart \( \tau \) handle_fault_reply f receiver (mi_label mi) mrs;
          thread_set (\lambdatcb. tcb (| tcb_fault := None |) receiver;
           set_thread_state receiver (if restart then Restart else Inactive);
           when restart $ do_extended_op (attempt_switch_to receiver)
  od"
```

This function transfers a reply message to a thread when that message is generated by a kernel service.

#### definition

```
reply_from_kernel :: "obj_ref ⇒ (data × data list) ⇒ (unit,'z::state_ext) s_monad"
where
"reply_from_kernel thread x ≡ do
    (label, msg) ← return x;
    buf ← lookup_ipc_buffer True thread;
    as_user thread $ set_register badge_register 0;
    len ← set_mrs thread buf msg;
    set_message_info thread $ MI len 0 0 label
    od"
```

Install a one-use Reply capability.

#### definition

```
setup_caller_cap :: "obj_ref \Rightarrow obj_ref \Rightarrow (unit,'z::state_ext) s_monad"
where
"setup_caller_cap sender receiver \Rightarrow do
    set_thread_state sender BlockedOnReply;
    cap_insert (ReplyCap sender False) (sender, tcb_cnode_index 2)
        (receiver, tcb_cnode_index 3)
    od"
```

Handle a message send operation performed on an endpoint by a thread. If a receiver is waiting then transfer the message. If no receiver is available and the thread is willing to block waiting to send then put it in the endpoint sending queue.

```
\begin{tabular}{ll} send\_ipc :: "bool $\Rightarrow$ bool $\Rightarrow$ obj\_ref $\Rightarrow$ obj\_ref $\Rightarrow$ (unit,'z::state\_ext) s_monad" \\ where \end{tabular}
```

```
"send_ipc block call badge can_grant thread epptr \equiv do
   ep ← get_endpoint epptr;
   case (ep, block) of
       (IdleEP, True) \Rightarrow do
              set_thread_state thread (BlockedOnSend epptr
                                     (| sender_badge = badge,
                                       sender_can_grant = can_grant,
                                       sender_is_call = call ());
              set_endpoint epptr $ SendEP [thread]
            od
     | (SendEP queue, True) \Rightarrow do
              set_thread_state thread (BlockedOnSend epptr
                                     sender_badge = badge,
                                       sender_can_grant = can_grant,
                                       sender_is_call = call));
              set_endpoint epptr $ SendEP (queue @ [thread])
            od
     | (IdleEP, False) ⇒ return ()
     | (SendEP queue, False) \Rightarrow return ()
     | (RecvEP (dest # queue), _) \Rightarrow do
            set\_endpoint epptr $ (case queue of [] <math>\Rightarrow IdleEP
                                                    | _ ⇒ RecvEP queue);
            recv_state \( \text{get_thread_state dest;} \)
            \texttt{diminish} \leftarrow \texttt{(case recv\_state)}
                            of BlockedOnReceive x d \Rightarrow return d
                             | \_ \Rightarrow fail);
            do_ipc_transfer thread (Some epptr) badge
                              can_grant dest diminish;
            set_thread_state dest Running;
            do_extended_op (attempt_switch_to dest);
            fault \( \tau \) thread_get tcb_fault thread;
            when (call \vee fault \neq None) $
              if can\_grant \land \neg diminish
              then setup_caller_cap thread dest
              else set_thread_state thread Inactive
     | (RecvEP [], _) \Rightarrow fail
```

Handle a message receive operation performed on an endpoint by a thread. If a sender is waiting then transfer the message, otherwise put the thread in the endpoint receiving queue.

```
od
      | SendEP q \Rightarrow do
           assert (q \neq []);
           queue ← return $ tl q;
           \texttt{sender} \, \leftarrow \, \texttt{return} \, \, \$ \, \, \texttt{hd} \, \, \texttt{q};
           set_endpoint epptr $
              (case queue of [] \Rightarrow IdleEP | _{\perp} \Rightarrow SendEP queue);
           sender_state \leftarrow get_thread_state sender;
           \mathtt{data} \leftarrow (\mathtt{case} \ \mathtt{sender\_state})
                       of BlockedOnSend ref data \Rightarrow return data
                        | \_ \Rightarrow fail);
           do_ipc_transfer sender (Some epptr)
                        (sender_badge data) (sender_can_grant data)
                        thread diminish;
           fault \( \tau \) thread_get tcb_fault sender;
           if ((sender_is_call data) \lor (fault \ne None))
              if sender_can_grant data \land \neg diminish
              then setup_caller_cap sender thread
              else set_thread_state sender Inactive
           else do
              set_thread_state sender Running;
              do_extended_op (switch_if_required_to sender)
           od
         od
od"
```

## 34.5 Asynchronous Message Transfers

Transfer an asynchronous message to a thread.

```
definition
```

```
do_async_transfer :: "badge ⇒ message ⇒ obj_ref ⇒ (unit,'z::state_ext) s_monad"
where
   "do_async_transfer badge msg_word thread ≡ do
   receive_buffer ← lookup_ipc_buffer True thread;
   msg_transferred ← set_mrs thread receive_buffer [msg_word];
   as_user thread $ set_register badge_register badge;
   set_message_info thread $ MI msg_transferred 0 0 0
   od"
```

Helper function to handle an asynchronous send operation in the case where a receiver is waiting.

Handle a message send operation performed on an asynchronous endpoint. If a receiver is waiting then transfer the message, otherwise combine the new message with whatever message is currently waiting.

#### definition

Handle a receive operation performed on an asynchronous endpoint by a thread. If a message is waiting then perform the transfer, otherwise put the thread in the endpoint's receiving queue.

#### definition

```
receive_async_ipc :: "obj_ref \Rightarrow cap \Rightarrow (unit, 'z::state_ext) s_monad"
where
   "receive_async_ipc thread cap \equiv do
    aepptr \leftarrow
      case cap
         of AsyncEndpointCap aepptr badge rights \Rightarrow return aepptr
         | \_ \Rightarrow fail;
    aep \( \text{get_async_ep aepptr;} \)
    case aep
      of IdleAEP \Rightarrow do
                     set_thread_state thread (BlockedOnAsyncEvent aepptr);
                     set_async_ep aepptr $ WaitingAEP [thread]
                   od
        | Waiting AEP queue \Rightarrow do
                     set_thread_state thread (BlockedOnAsyncEvent aepptr);
                     set_async_ep aepptr $ WaitingAEP (queue @ [thread])
                   od
        | ActiveAEP badge current_val ⇒ do
                       do_async_transfer badge current_val thread;
                       set_async_ep aepptr $ IdleAEP
                     od
    od"
```

## 34.6 Sending Fault Messages

When a thread encounters a fault, retreive its fault handler capability and send a fault message.

```
send_fault_ipc :: "obj_ref ⇒ fault ⇒ (unit,'z::state_ext) f_monad"
where
    "send_fault_ipc tptr fault ≡ doE
    handler_cptr ← liftE $ thread_get tcb_fault_handler tptr;
    handler_cap ← cap_fault_on_failure (of_bl handler_cptr) False $
        lookup_cap tptr handler_cptr;

let f = CapFault (of_bl handler_cptr) False (MissingCapability 0)
```

```
in
      (case handler_cap
         of EndpointCap ref badge rights \Rightarrow
              \mathtt{if} \ \mathtt{AllowSend} \ \in \ \mathtt{rights} \ \land \ \mathtt{AllowGrant} \ \in \ \mathtt{rights}
              then liftE $ (do
          thread_set (\lambdatcb. tcb (| tcb_fault := Some fault |) tptr;
          send_ipc True False (cap_ep_badge handler_cap)
                               True tptr (cap_ep_ptr handler_cap)
       od)
              else throwError f
          | \_ \Rightarrow \text{throwError f})
    odE"
If a fault message cannot be sent then leave the thread inactive.
  \verb|handle_double_fault :: "obj_ref \Rightarrow \verb|fault \Rightarrow \verb|fault \Rightarrow \verb|(unit,'z::state_ext)| s_monad"|
  "handle_double_fault tptr ex1 ex2 \equiv set_thread_state tptr Inactive"
Handle a thread fault by sending a fault message if possible.
definition
  handle\_fault :: "obj\_ref \Rightarrow fault \Rightarrow (unit,'z::state\_ext) s\_monad"
where
  "handle_fault thread ex \equiv do
      \_ \leftarrow \texttt{gets\_the} \$ \texttt{get\_tcb} \texttt{thread};
      send_fault_ipc thread ex
             <catch> handle_double_fault thread ex;
      return ()
   od"
\mathbf{end}
```

# 35 Interrupts

```
theory Interrupt_A imports Ipc_A begin
```

Tests whether an IRQ identifier is in use.

#### definition

```
is_irq_active :: "irq \Rightarrow (bool,'z::state_ext) s_monad" where "is_irq_active irq \equiv liftM (\lambdast. st \neq IRQInactive) $ get_irq_state irq"
```

The IRQControl capability can be used to create a new IRQHandler capability as well as to perform whatever architecture specific interrupt actions are available.

#### fun

```
invoke_irq_control :: "irq_control_invocation ⇒ (unit,'z::state_ext) p_monad"
where
    "invoke_irq_control (IRQControl irq handler_slot control_slot) = liftE (do
        set_irq_state IRQNotifyAEP irq;
        cap_insert (IRQHandlerCap irq) control_slot handler_slot
        od)"
| "invoke_irq_control (InterruptControl invok) =
        arch_invoke_irq_control invok"
```

The IRQHandler capability may be used to configure how interrupts on an IRQ are delivered and to acknowledge a delivered interrupt. Interrupts are delivered when AsyncEndpoint capabilities are installed in the relevant per-IRQ slot. The IRQHandler operations load or clear those capabilities.

#### fun

Handle an interrupt occurrence. Timing and scheduling details are not included in this model, so no scheduling action needs to be taken on timer ticks. If the IRQ has a valid AsyncEndpoint cap loaded a message is delivered.

```
definition timer_tick :: "unit det_ext_monad" where
  "timer_tick ≡ do
    cur ← gets cur_thread;
    state ← get_thread_state cur;
    case state of Running ⇒ do
        ts ← ethread_get tcb_time_slice cur;
    let ts' = ts - 1 in
    if (ts' > 0) then thread_set_time_slice cur ts' else do
```

```
thread_set_time_slice cur time_slice;
          tcb_sched_action tcb_sched_append cur;
          reschedule_required
        od
     od
     | \_ \Rightarrow \text{return ()};
     when (num_domains > 1) (do
        dec_domain_time;
        dom_time \( \tau \) gets domain_time;
        when (dom_time = 0) reschedule_required
   od"
definition
  \label{eq:handle_interrupt} \ :: \ \texttt{"irq} \ \Rightarrow \ (\texttt{unit,'z::state\_ext}) \ \ \texttt{s\_monad"} \ \ \mathbf{where}
 "handle_interrupt irq \equiv do
  st ← get_irq_state irq;
  case st of
    IRQNotifyAEP \Rightarrow do
       slot \( \text{get_irq_slot irq};
       cap \leftarrow get\_cap slot;
       when (is_aep_cap cap \land AllowSend \in cap_rights cap)
         $ send_async_ipc (obj_ref_of cap) (cap_ep_badge cap) (1 << ((unat irq) mod word_bits));</pre>
       do_machine_op $ maskInterrupt True irq
    od
  | IRQTimer \Rightarrow do
       do_extended_op timer_tick;
       do_machine_op resetTimer
  | IRQInactive \Rightarrow fail (* not meant to be able to get IRQs from inactive lines *);
  do_machine_op $ ackInterrupt irq
  od"
```

 $\mathbf{end}$ 

# 36 Kernel Invocation Labels

theory InvocationLabels\_H

```
imports "../../lib/Enumeration"
begin
An enumeration of all system call labels.
datatype invocation_label =
    InvalidInvocation
  | UntypedRetype
  | TCBReadRegisters
  | TCBWriteRegisters
  | TCBCopyRegisters
  | TCBConfigure
  | TCBSetPriority
  | TCBSetIPCBuffer
  | TCBSetSpace
  | TCBSuspend
  | TCBResume
  | CNodeRevoke
  | CNodeDelete
  | CNodeRecycle
  | CNodeCopy
  | CNodeMint
  | CNodeMove
  | CNodeMutate
  | CNodeRotate
  | CNodeSaveCaller
  | IRQIssueIRQHandler
  | IRQInterruptControl
  | IRQAckIRQ
  | IRQSetIRQHandler
  | IRQClearIRQHandler
  | DomainSetSet
  | ARMPDClean_Data
  | ARMPDInvalidate_Data
  | ARMPDCleanInvalidate_Data
  | ARMPDUnify_Instruction
  | ARMPageTableMap
  | ARMPageTableUnmap
  | ARMPageMap
  | ARMPageRemap
  | ARMPageUnmap
  | ARMPageClean_Data
  | ARMPageInvalidate_Data
  | ARMPageCleanInvalidate_Data
  | ARMPageUnify_Instruction
  | ARMPageGetAddress
  | ARMASIDControlMakePool
  | ARMASIDPoolAssign
definition
```

 $isPDFlush :: "invocation_label \Rightarrow bool"$ 

```
where
```

 $\quad \text{end} \quad$ 

# 37 Decoding System Calls

```
theory Decode_A
imports
   Interrupt_A
   "../../lib/WordLib"
   "../design/InvocationLabels_H"
begin
```

This theory includes definitions describing how user arguments are decoded into invocation structures; these structures are then used to perform the actual system call (see perform\_invocation). In addition, these definitions check the validity of these arguments, throwing an error if given an invalid request. As such, this theory describes the binary interface between the user and the kernel, along with the preconditions on each argument.

## 37.1 Helper definitions

This definition ensures that the given pointer is aligned to the given page size.

#### definition

```
check_vp_alignment :: "vmpage_size \Rightarrow word32 \Rightarrow (unit,'z::state_ext) se_monad" where
"check_vp_alignment sz vptr \Rightarrow
unlessE (is_aligned vptr (pageBitsForSize sz)) $
    throwError AlignmentError"
```

This definition converts a user-supplied argument into an invocation label, used to determine the method to invoke.

#### definition

### 37.2 Architecture calls

This definition decodes architecture-specific invocations.

```
page_base :: "vspace_ref \Rightarrow vmpage_size \Rightarrow vspace_ref"
where
  "page_base vaddr vmsize = vaddr && ~~ mask (pageBitsForSize vmsize)"
definition
  arch_decode_invocation ::
  "data \Rightarrow data list \Rightarrow cap_ref \Rightarrow cslot_ptr \Rightarrow arch_cap \Rightarrow (cap 	imes cslot_ptr) list \Rightarrow
   (arch_invocation, 'z::state_ext) se_monad"
"arch_decode_invocation label args x_slot cte cap extra_caps \equiv case cap of
  PageDirectoryCap \_ \Rightarrow
    if isPDFlush (invocation_type label) then
    if length args > 1
    then let start = args ! 0;
             end = args ! 1
    in doE
             whenE (end \leq start) $ throwError $ InvalidArgument 1;
             whenE (start \geq kernel_base \vee end > kernel_base) $ throwError IllegalOperation;
             (pd,asid) \leftarrow (case cap of
                     PageDirectoryCap pd (Some asid) ⇒ returnOk (pd,asid)
                   | _ ⇒ throwError $ InvalidCapability 0);
             pd' 

lookup_error_on_failure False $ find_pd_for_asid asid;
             whenE (pd' \neq pd) $ throwError $ InvalidCapability 0;
             frame_info \( \) liftE \( \) resolve_vaddr pd start;
             case frame_info of
                 None \Rightarrow returnOk $ InvokePageDirectory PageDirectoryNothing
               | Some (frame_size, frame_base) \Rightarrow
                     let base_start = page_base start frame_size;
                          base_end = page_base (end - 1) frame_size;
                          offset = start && mask (pageBitsForSize frame_size);
                          pstart = frame_base + offset
                     in doE
                          whenE (base_start \neq base_end) $ throwError $
                              RangeError start (base_start + mask (pageBitsForSize frame_size));
                          returnOk $ InvokePageDirectory $
                              PageDirectoryFlush (label_to_flush_type (invocation_type label))
                              start (end - 1) pstart pd asid
                     odE
    odE
    else throwError TruncatedMessage
    else throwError IllegalOperation
| PageTableCap p mapped_address \Rightarrow
    if invocation_type label = ARMPageTableMap then
    if length args > 1 \langle length extra_caps > 0
    then let vaddr = args ! 0;
              attr = args ! 1;
             pd_cap = fst (extra_caps ! 0)
    in doE
             whenE (mapped_address \neq None) $ throwError $ InvalidCapability 0;
             (pd,asid) ← (case pd_cap of
                              ArchObjectCap (PageDirectoryCap pd (Some asid)) \Rightarrow
                                returnOk (pd,asid)
                           | _ ⇒ throwError $ InvalidCapability 1);
             whenE (vaddr \ge kernel_base) $ throwError $ InvalidArgument 0;
             pd' \leftarrow lookup_error_on_failure False $ find_pd_for_asid asid;
             when E (pd' \neq pd) $ throw Error $ Invalid Capability 1;
```

```
pd_index \( \text{return0k (shiftr vaddr 20);}\)
            vaddr' \leftarrow returnOk (vaddr && ~~ mask 20);
            pd_slot \( \text{returnOk (pd + (pd_index << 2));}\)</pre>
            \verb|oldpde| \leftarrow \verb|liftE| \$ | \texttt{get_master_pde}| | \texttt{pd_slot};
            unlessE (oldpde = InvalidPDE) $ throwError DeleteFirst;
            pde \( \text{returnOk (PageTablePDE (addrFromPPtr p)} \)
                                 (attribs_from_word attr ∩ {ParityEnabled}) 0);
            returnOk $ InvokePageTable $
                 PageTableMap
                 (ArchObjectCap $ PageTableCap p (Some (asid, vaddr')))
                 cte pde pd_slot
    odE
    else throwError TruncatedMessage
    else if invocation_type label = ARMPageTableUnmap
    then doE
             final \( \) liftE \( \) is_final_cap (ArchObjectCap cap);
            unlessE final $ throwError RevokeFirst;
            returnOk $ InvokePageTable $ PageTableUnmap (ArchObjectCap cap) cte
    odE
    else throwError IllegalOperation
| PageCap p R pgsz mapped_address ⇒
    if invocation_type label = ARMPageMap then
    if length args > 2 \langle length extra_caps > 0
    then let vaddr = args ! 0;
             rights_mask = args ! 1;
             attr = args ! 2;
             pd_cap = fst (extra_caps ! 0)
        in doE
            whenE (mapped_address \neq None) $ throwError $ InvalidCapability 0;
             (pd,asid) ← (case pd_cap of
                              ArchObjectCap (PageDirectoryCap pd (Some asid)) ⇒
                               returnOk (pd,asid)
                           | _ ⇒ throwError $ InvalidCapability 1);
            pd' \leftarrow lookup_error_on_failure False $ find_pd_for_asid asid;
            whenE (pd' \neq pd) $ throwError $ InvalidCapability 1;
            vtop \( \text{returnOk (vaddr + (1 << (pageBitsForSize pgsz)) - 1);}</pre>
            whenE (vtop \geq kernel_base) $ throwError $ InvalidArgument 0;
            vm_rights \( \text{returnOk (mask_vm_rights R (data_to_rights rights_mask));}\)
             check_vp_alignment pgsz vaddr;
             entries \( \tau \) create_mapping_entries (addrFromPPtr p)
                                                  vaddr pgsz vm_rights
                                                  (attribs_from_word attr) pd;
             ensure_safe_mapping entries;
            returnOk $ InvokePage $ PageMap asid
                 (ArchObjectCap $ PageCap p R pgsz (Some (asid, vaddr)))
                 cte entries
        odE
    else throwError TruncatedMessage
    else if invocation_type label = ARMPageRemap then
         if length args > 1 \langle length extra_caps > 0
         then let rights_mask = args ! 0;
                   attr = args ! 1;
                   pd_cap = fst (extra_caps ! 0)
         in doE
             (pd,asid) \leftarrow (case pd\_cap of
                              ArchObjectCap (PageDirectoryCap pd (Some asid)) \Rightarrow
                                returnOk (pd,asid)
```

```
| \_ \Rightarrow throwError $ InvalidCapability 1);
             (asid', vaddr) \leftarrow (case mapped_address of
                    Some a \Rightarrow returnOk a
                  | _ ⇒ throwError $ InvalidCapability 0);
             pd' \( \) lookup_error_on_failure False $ find_pd_for_asid asid';
             whenE (pd' \neq pd \vee asid' \neq asid) $ throwError $ InvalidCapability 1;
             vm_rights \( \text{returnOk (mask_vm_rights R $ data_to_rights rights_mask);} \)
             check_vp_alignment pgsz vaddr;
             entries \( \tau \) create_mapping_entries (addrFromPPtr p)
                                                   vaddr pgsz vm_rights
                                                   (attribs_from_word attr) pd;
             ensure_safe_mapping entries;
             returnOk $ InvokePage $ PageRemap asid' entries
        odE
    else throwError TruncatedMessage
    else if invocation_type label = ARMPageUnmap
    then returnOk $ InvokePage $ PageUnmap cap cte
    else if isPageFlush (invocation_type label) then
        if length args > 1
        then let start = args ! 0;
                  end = args ! 1
        in doE
             (asid, vaddr) \leftarrow (case mapped_address of
                 Some a \Rightarrow return0k a
               | _ ⇒ throwError IllegalOperation);
             pd \( \) lookup_error_on_failure False $ find_pd_for_asid asid;
             whenE (end \leq start) $ throwError $ InvalidArgument 1;
             page\_size \leftarrow return0k \$ 1 << pageBitsForSize pgsz;
             whenE (start \geq page_size \vee end > page_size) $ throwError $ InvalidArgument 0;
             returnOk $ InvokePage $ PageFlush
                  (label_to_flush_type (invocation_type label)) (start + vaddr)
                  (end + vaddr - 1) (addrFromPPtr p + start) pd asid
    odE
    else throwError TruncatedMessage
    else if invocation_type label = ARMPageGetAddress
    then returnOk $ InvokePage $ PageGetAddr p
  else throwError IllegalOperation
\mid ASIDControlCap \Rightarrow
    if invocation_type label = ARMASIDControlMakePool then
    if length args > 1 \langle length extra_caps > 1
    then let index = args ! 0;
              depth = args ! 1;
              (untyped, parent_slot) = extra_caps ! 0;
              root = fst (extra_caps ! 1)
             asid_table \leftarrow liftE $ gets (arm_asid_table \circ arch_state);
             free_set \leftarrow return0k (- dom asid_table \cap {x. x \leq 2 ^ asid_high_bits - 1});
             whenE (free_set = {}) $ throwError DeleteFirst;
             free \leftarrow liftE $ select_ext (\lambda_. free_asid_select asid_table) free_set;
             base \( \text{return0k (ucast free << asid_low_bits);} \)</pre>
             (\texttt{p,n}) \; \leftarrow \; (\texttt{case untyped of UntypedCap p n f} \; \Rightarrow \; \texttt{returnOk} \; (\texttt{p,n})
                                        | _ ⇒ throwError $ InvalidCapability 1);
             \texttt{frame} \leftarrow (\texttt{if n = pageBits}
                        then doE
                          ensure_no_children parent_slot;
                          returnOk p
                        odE
```

```
else throwError $ InvalidCapability 1);
             dest_slot ← lookup_target_slot root (to_bl index) (unat depth);
             ensure_empty dest_slot;
             returnOk $ InvokeASIDControl $ MakePool frame dest_slot parent_slot base
        odF.
    else throwError TruncatedMessage
    else throwError IllegalOperation
| ASIDPoolCap p base \Rightarrow
  if invocation_type label = ARMASIDPoolAssign then
  if length extra_caps > 0
  then
    let (pd_cap, pd_cap_slot) = extra_caps ! 0
     in case pd_cap of
           ArchObjectCap (PageDirectoryCap \_ None) \Rightarrow doE
             asid\_table \leftarrow liftE \$ gets (arm\_asid\_table \circ arch\_state);
             pool_ptr \( \text{return0k (asid_table (asid_high_bits_of base));} \)
             whenE (pool_ptr = None) $ throwError $ FailedLookup False InvalidRoot;
             when E (p \neq the pool_ptr) $ throw Error $ Invalid Capability 0;
             \texttt{pool} \leftarrow \texttt{liftE \$ get\_asid\_pool p;}
             free\_set \leftarrow return0k
                     (- dom pool \cap \{x. x \le 2 \text{ asid\_low\_bits - 1} \land \text{ucast } x + \text{base} \ne 0\});
             whenE (free_set = {}) $ throwError DeleteFirst;
             offset \leftarrow liftE $ select_ext (\lambda_. free_asid_pool_select pool base) free_set;
             returnOk $ InvokeASIDPool $ Assign (ucast offset + base) p pd_cap_slot
           odE
         | _ ⇒ throwError $ InvalidCapability 1
  else throwError TruncatedMessage
  else throwError IllegalOperation"
ARM does not support additional interrupt control operations
definition
  arch_decode_interrupt_control ::
  "data list \Rightarrow cap list \Rightarrow (arch_interrupt_control,'z::state_ext) se_monad" where
  "arch_decode_interrupt_control d cs \equiv throwError IllegalOperation"
```

### **37.3** CNode

This definition decodes CNode invocations.

```
args ← returnOk $ drop 2 args;
  src_root_cap \leftarrow returnOk $ excaps ! 0;
  ensure_empty dest_slot;
  \texttt{src\_slot} \, \leftarrow \,
        lookup_source_slot src_root_cap src_index src_depth;
  src\_cap \leftarrow liftE \$ get\_cap src\_slot;
  whenE (src_cap = NullCap) $
        throwError $ FailedLookup True $ MissingCapability src_depth;
  (rights, cap_data, is_move) ← case (invocation_type label, args) of
    (CNodeCopy, rightsWord # _) ⇒ doE
                    rights \( \tau \) returnOk \( \frac{1}{2} \) data_to_rights \( \frac{1}{2} \) rightsWord;
                    returnOk $ (rights, None, False)
                odE
   | (CNodeMint, rightsWord # capData # _) \Rightarrow doE
                    rights \( \tau \) returnOk \( \frac{1}{2} \) data_to_rights \( \frac{1}{2} \) rights\( \frac{1}{2} \) ord;
                    returnOk $ (rights, Some capData, False)
                odE
   | (CNodeMove, _) ⇒ returnOk (all_rights, None, True)
   | (CNodeMutate, capData # _) ⇒ returnOk (all_rights, Some capData, True)
   | _ ⇒ throwError TruncatedMessage;
  src_cap \( \tau \) returnOk $ mask_cap rights src_cap;
  new\_cap \leftarrow (if is\_move then return0k else derive\_cap src\_slot) (case cap\_data of
                  Some w ⇒ update_cap_data is_move w src_cap
                | None \Rightarrow src_cap);
  whenE (new_cap = NullCap) $ throwError IllegalOperation;
  returnOk $ (if is_move then MoveCall else InsertCall) new_cap src_slot dest_slot
odE
else if invocation_type label = CNodeRevoke then returnOk $ RevokeCall dest_slot
else if invocation_type label = CNodeDelete then returnOk $ DeleteCall dest_slot
else if invocation_type label = CNodeSaveCaller then doE
  ensure_empty dest_slot;
  returnOk $ SaveCall dest_slot
odE
else if invocation_type label = CNodeRecycle then doE
  cap \leftarrow liftE $ get_cap dest_slot;
  unlessE (has_recycle_rights cap) $ throwError IllegalOperation;
  returnOk $ RecycleCall dest_slot
else if invocation_type label = CNodeRotate \land length args > 5
         \land length excaps > 1 then
doE
  pivot_new_data \leftarrow returnOk $ args ! 0;
  pivot_index \( \tau \) returnOk \( \frac{1}{2} \) data_to_cptr \( \frac{1}{2} \) args ! 1;
  pivot_depth \( \text{returnOk $ data_to_nat $ args ! 2;}
  src_new_data \leftarrow returnOk $ args ! 3;
  src_index \( \tau \) returnOk $ data_to_cptr $ args ! 4;
  src_depth \( \text{return0k } \frac{1}{2} \text{data_to_nat } \frac{1}{2} \text{args ! 5;}
  pivot_root_cap <- returnOk $ excaps ! 0;</pre>
  src_root_cap <- returnOk $ excaps ! 1;</pre>
  src_slot <- lookup_source_slot src_root_cap src_index src_depth;</pre>
  pivot_slot <- lookup_pivot_slot pivot_root_cap pivot_index pivot_depth;</pre>
  whenE (pivot_slot = src_slot \rangle pivot_slot = dest_slot) $
    throwError IllegalOperation;
  unlessE (src_slot = dest_slot) $ ensure_empty dest_slot;
```

```
src_cap <- liftE $ get_cap src_slot;
whenE (src_cap = NullCap) $
    throwError $ FailedLookup True $ MissingCapability src_depth;

pivot_cap <- liftE $ get_cap pivot_slot;
whenE (pivot_cap = NullCap) $
    throwError $ FailedLookup False $ MissingCapability pivot_depth;

new_src_cap \( - \text{ returnOk} \) $ update_cap_data True src_new_data src_cap;
new_pivot_cap \( - \text{ returnOk} \) $ update_cap_data True pivot_new_data pivot_cap;

whenE (new_src_cap = NullCap) $ throwError IllegalOperation;
whenE (new_pivot_cap = NullCap) $ throwError IllegalOperation;

returnOk $ RotateCall new_src_cap new_pivot_cap src_slot pivot_slot dest_slot odE
else
    throwError TruncatedMessage
odE"</pre>
```

#### 37.4 Threads

The definitions in this section decode invocations on TCBs.

This definition checks whether the first argument is between the second and third.

```
definition
  \verb|range_check|: "word32| \Rightarrow word32| \Rightarrow word32| \Rightarrow (unit, `z::state_ext)| se_monad"|
where
  "range_check v min_v max_v =
     unlessE (v \ge min_v \land v \le max_v) $
          throwError $ RangeError min_v max_v"
definition
  \texttt{decode\_read\_registers} \ :: \ \texttt{"data list} \ \Rightarrow \ \texttt{cap} \ \Rightarrow \ \texttt{(tcb\_invocation,'z::state\_ext)} \ \ \texttt{se\_monad"}
where
"decode_read_registers data cap \equiv case data of
  flags#n#_ <math>\Rightarrow doE
     range_check n 1 $ of_nat (length frameRegisters + length gpRegisters);
     p \leftarrow case cap of ThreadCap p \Rightarrow returnOk p;
     self \( \) liftE \( \) gets cur_thread;
     whenE (p = self) $ throwError IllegalOperation;
     returnOk $ ReadRegisters p (flags !! 0) n ARMNoExtraRegisters
| _ ⇒ throwError TruncatedMessage"
definition
  \texttt{decode\_copy\_registers} \ :: \ \texttt{"data list} \ \Rightarrow \ \texttt{cap} \ \Rightarrow \ \texttt{cap list} \ \Rightarrow \ \texttt{(tcb\_invocation,'z::state\_ext)} \ \texttt{se\_monad"}
where
"decode_copy_registers data cap extra_caps \equiv case data of
  flags\#_{\_} \Rightarrow doE
     suspend_source \( \tau \) returnOk (flags !! 0);
     resume_target \( \tau \) returnOk (flags !! 1);
     transfer_frame \( \tau \) returnOk (flags !! 2);
     transfer_integer \( \tau \) returnOk (flags !! 3);
     whenE (extra_caps = []) $ throwError TruncatedMessage;
     src_tcb ← (case extra_caps of
       ThreadCap p # \_ \Rightarrow returnOk p
```

```
| _ ⇒ throwError $ InvalidCapability 1);
     p \leftarrow case cap of ThreadCap p \Rightarrow returnOk p;
    returnOk $ CopyRegisters p src_tcb
                                    suspend_source resume_target
                                    transfer_frame transfer_integer
                                    ARMNoExtraRegisters
  odE
| _ ⇒ throwError TruncatedMessage"
definition
  \texttt{decode\_write\_registers} \ :: \ \texttt{"data list} \ \Rightarrow \ \texttt{cap} \ \Rightarrow \ \texttt{(tcb\_invocation,'z::state\_ext)} \ \texttt{se\_monad"}
"decode_write_registers data cap \equiv case data of
  flags#n#values \Rightarrow doE
    whenE (length values < unat n) $ throwError TruncatedMessage;</pre>
    \texttt{p} \, \leftarrow \, \texttt{case cap of ThreadCap p} \, \Rightarrow \, \texttt{return0k p;}
     \texttt{self} \leftarrow \texttt{liftE} \texttt{\$} \texttt{gets} \texttt{cur\_thread};
    whenE (p = self) $ throwError IllegalOperation;
    returnOk $ WriteRegisters p (flags !! 0)
                   (take (unat n) values) ARMNoExtraRegisters
| _ ⇒ throwError TruncatedMessage"
primrec
  tc_new_fault_ep :: "tcb_invocation <math>\Rightarrow cap_ref option"
where
  "tc_new_fault_ep (ThreadControl target slot faultep prio croot vroot buffer) = faultep"
primrec
  tc_new_priority :: "tcb_invocation ⇒ word8 option"
  "tc_new_priority (ThreadControl target slot faultep prio croot vroot buffer) = prio"
primrec
  {\tt tc\_new\_croot} \ :: \ "{\tt tcb\_invocation} \ \Rightarrow \ ({\tt cap} \ \times \ {\tt cslot\_ptr}) \ {\tt option"}
  "tc_new_croot (ThreadControl target slot faultep prio croot vroot buffer) = croot"
primrec
  tc\_new\_vroot :: "tcb\_invocation <math>\Rightarrow (cap \times cslot\_ptr) option"
  "tc_new_vroot (ThreadControl target slot faultep prio croot vroot buffer) = vroot"
primrec
  tc_new_buffer :: "tcb_invocation <math>\Rightarrow (vspace_ref \times (cap \times cslot_ptr) option) option"
  "tc_new_buffer (ThreadControl target slot faultep prio croot vroot buffer) = buffer"
definition
  \texttt{decode\_set\_priority} :: \texttt{"data list} \Rightarrow \texttt{cap} \Rightarrow \texttt{cslot\_ptr} \Rightarrow \texttt{(tcb\_invocation,'z::state\_ext)} \texttt{ se\_monad"}
  "decode_set_priority args cap slot \equiv
      if length args = 0 then throwError TruncatedMessage
      else doE
        cur \( \text{liftE $ gets cur_thread;} \)
        OR_choice (decode_set_priority_error_choice (ucast $ args ! 0) cur)
```

```
(throwError IllegalOperation)
            (returnOk (ThreadControl (obj_ref_of cap) slot None
              (Some (ucast $ args ! 0)) None None None))
     odE"
definition
  decode_set_ipc_buffer ::
  "data list ⇒ cap ⇒ cslot_ptr ⇒ (cap × cslot_ptr) list ⇒ (tcb_invocation,'z::state_ext) se_monad"
"decode_set_ipc_buffer args cap slot excs \equiv doE
  whenE (length args = 0) $ throwError TruncatedMessage;
  whenE (length excs = 0) $ throwError TruncatedMessage;
  buffer \( \text{returnOk $ data_to_vref $ args ! 0;} \)
  (bcap, bslot) ← returnOk $ excs ! 0;
 \texttt{newbuf} \leftarrow \texttt{if buffer = 0 then return0k None}
           else doE
      buffer_cap \( \tau \) derive_cap bslot bcap;
      check_valid_ipc_buffer buffer_buffer_cap;
      returnOk $ Some (buffer_cap, bslot)
    odE;
    ThreadControl (obj_ref_of cap) slot None None None (Some (buffer, newbuf))
definition
  decode_set_space
  :: "data list \Rightarrow cap \Rightarrow cslot_ptr \Rightarrow (cap \times cslot_ptr) list \Rightarrow (tcb_invocation,'z::state_ext)
se_monad"
where
  "decode_set_space args cap slot excaps \equiv doE
   whenE (length args < 3 ∨ length excaps < 2) $ throwError TruncatedMessage;
   fault_ep 

returnOk $ args ! 0;
   \verb|vroot_arg| \leftarrow \verb|return0k| \$ excaps ! 1;
   can_chg_cr \leftarrow liftE $ liftM Not $ slot_cap_long_running_delete
                       $ get_tcb_ctable_ptr $ obj_ref_of cap;
   {\tt can\_chg\_vr} \; \leftarrow \; {\tt liftE} \; \$ \; {\tt liftM} \; {\tt Not} \; \$ \; {\tt slot\_cap\_long\_running\_delete}
                       $ get_tcb_vtable_ptr $ obj_ref_of cap;
   unlessE (can_chg_cr \( \) can_chg_vr) \( \) throwError IllegalOperation;
   croot_cap \( \tau \) returnOk \( \frac{1}{2} \) fst croot_arg;
   croot_slot \( \tau \) returnOk \( \frac{1}{2} \) snd croot_arg;
   croot_cap' \( \text{derive_cap croot_slot } \)
                    (if croot_data = 0 then id else update_cap_data False croot_data)
                    croot cap:
   unlessE (is_cnode_cap croot_cap') $ throwError IllegalOperation;
   croot \( \text{returnOk (croot_cap', croot_slot);} \)
   vroot_slot \( \tau \) returnOk \( \frac{1}{2} \) snd vroot_arg;
   vroot_cap' \( \text{derive_cap vroot_slot } \)
                    (if vroot_data = 0 then id else update_cap_data False vroot_data)
                    vroot cap:
   unlessE (is_valid_vtable_root vroot_cap') $ throwError IllegalOperation;
```

```
vroot \( \text{returnOk (vroot_cap', vroot_slot);} \)
   returnOk $ ThreadControl (obj_ref_of cap) slot (Some (to_bl fault_ep)) None
                                (Some croot) (Some vroot) None
 odE"
definition
  decode_tcb_configure ::
  "data list ⇒ cap ⇒ cslot_ptr ⇒ (cap × cslot_ptr) list ⇒ (tcb_invocation,'z::state_ext) se_monad"
  "decode_tcb_configure args cap slot extra_caps \equiv doE
     whenE (length args < 5) $ throwError TruncatedMessage;</pre>
     whenE (length extra_caps < 3) $ throwError TruncatedMessage;</pre>
     fault_ep 

return0k $ args ! 0;
     prio
               ← returnOk $ args ! 1;
     croot_data \( \text{return0k $ args ! 2;}
     vroot_data \( \tau \) returnOk \( \frac{1}{2} \) args ! 3;
     crootvroot \( \text{returnOk $ take 2 extra_caps;} \)
     buffer_cap \( \tau \) return0k \( \frac{1}{2} \) extra_caps ! 2;
     buffer ← returnOk $ args ! 4;
     set_prio \( \text{decode_set_priority [prio] cap slot;} \)
     set_params \( \) decode_set_ipc_buffer [buffer] cap slot [buffer_cap];
     set_space \( \decode_set_space [fault_ep, croot_data, vroot_data] \) cap slot crootvroot;
     returnOk $ ThreadControl (obj_ref_of cap) slot (tc_new_fault_ep set_space)
                                  (tc_new_priority set_prio)
                                  (tc_new_croot set_space) (tc_new_vroot set_space)
                                  (tc_new_buffer set_params)
   odE"
definition
  decode_tcb_invocation ::
  "data \Rightarrow data list \Rightarrow cap \Rightarrow cslot_ptr \Rightarrow (cap \times cslot_ptr) list \Rightarrow
  (tcb_invocation,'z::state_ext) se_monad"
where
 "decode_tcb_invocation label args cap slot excs \equiv
  case invocation_type label of
      TCBReadRegisters \Rightarrow decode\_read\_registers args cap
    | TCBWriteRegisters ⇒ decode_write_registers args cap
    | TCBCopyRegisters \Rightarrow decode_copy_registers args cap $ map fst excs
    | TCBSuspend \Rightarrow returnOk $ Suspend $ obj_ref_of cap
    | TCBResume \Rightarrow returnOk $ Resume $ obj_ref_of cap
    | TCBConfigure ⇒ decode_tcb_configure args cap slot excs
    | TCBSetPriority \Rightarrow decode_set_priority args cap slot
    | TCBSetIPCBuffer \Rightarrow decode_set_ipc_buffer args cap slot excs
    | TCBSetSpace ⇒ decode_set_space args cap slot excs
    | \_ \Rightarrow throwError IllegalOperation"
definition
  decode_domain_invocation ::
  "data \Rightarrow data list \Rightarrow (cap \times cslot_ptr) list \Rightarrow
    ((obj_ref × domain), 'z::state_ext) se_monad"
  "decode_domain_invocation label args excs \equiv doE
     whenE (invocation_type label \neq DomainSetSet) $ throwError IllegalOperation;
     \texttt{domain} \leftarrow \texttt{(case args of}
       x \# xs \Rightarrow doE
```

```
whenE (unat x > num_domains) $ throwError $ InvalidArgument 0;
  returnOk (ucast x)
  odE
  | _ >> throwError TruncatedMessage);
whenE (length excs = 0) $ throwError TruncatedMessage;
case (fst (hd excs)) of ThreadCap ptr >> returnOk $ (ptr, domain)
  | _ >> throwError $ InvalidArgument 1
odE"
```

### 37.5 IRQ

else throwError IllegalOperation"

The following two definitions decode system calls for the interrupt controller and interrupt handlers

```
definition
  {\tt decode\_irq\_control\_invocation} \ :: \ "{\tt data} \ \Rightarrow \ {\tt data} \ {\tt list} \ \Rightarrow \ {\tt cslot\_ptr} \ \Rightarrow \ {\tt cap} \ {\tt list}
                                          \Rightarrow (irq_control_invocation,'z::state_ext) se_monad" where
 "decode_irq_control_invocation label args src_slot cps \equiv
  (if invocation_type label = IRQIssueIRQHandler
    then if length args \geq 3 \wedge length cps \geq 1
      then let x = args ! 0; index = args ! 1; depth = args ! 2;
                 cnode = cps ! 0; irqv = ucast x in doE
         whenE (x > ucast maxIRQ) $
           throwError (RangeError 0 (ucast maxIRQ));
         irq_active \( \) liftE \( \) is_irq_active irqv;
         whenE irq_active $ throwError RevokeFirst;
         \texttt{dest\_slot} \; \leftarrow \; \texttt{lookup\_target\_slot}
                 cnode (data_to_cptr index) (unat depth);
         ensure_empty dest_slot;
         returnOk $ IRQControl irqv dest_slot src_slot
    else throwError TruncatedMessage
  else if invocation_type label = IRQInterruptControl
    then liftME InterruptControl
          $ arch_decode_interrupt_control args cps
  else throwError IllegalOperation)"
definition
  decode_irq_handler_invocation :: "data <math>\Rightarrow irq \Rightarrow (cap \times cslot_ptr) list
                                          ⇒ (irq_handler_invocation, 'z::state_ext) se_monad" where
 "decode_irq_handler_invocation label irq cps \equiv
  if invocation_type label = IRQAckIRQ
    then returnOk $ ACKIrq irq
  else if invocation_type label = IRQSetIRQHandler
    then if cps \neq []
      then let (cap, slot) = hd cps in
      if is_aep_cap cap \land AllowSend \in cap_rights cap
      then returnOk $ SetIRQHandler irq cap slot
      else throwError $ InvalidCapability 0
    else throwError TruncatedMessage
  else if invocation_type label = IRQClearIRQHandler
    then returnOk $ ClearIRQHandler irq
```

## 37.6 Untyped

The definitions in this section deal with decoding invocations of untyped memory capabilities.

```
arch_data_to_obj_type :: "nat \Rightarrow aobject_type option" where
 "arch_data_to_obj_type n \equiv
  if n = 0 then Some SmallPageObj
  else if n = 1 then Some LargePageObj
  else if n = 2 then Some SectionObj
  else if n = 3 then Some SuperSectionObj
  else if n = 4 then Some PageTableObj
  else if n = 5 then Some PageDirectoryObj
  else None"
definition
  data_to_obj_type :: "data ⇒ (apiobject_type,'z::state_ext) se_monad" where
  "data_to_obj_type type \equiv doE
    n ← returnOk $ data_to_nat type;
    if n = 0 then
      returnOk $ Untyped
    else if n = 1 then
      returnOk $ TCBObject
    else if n = 2 then
      returnOk $ EndpointObject
    else if n = 3 then
      returnOk $ AsyncEndpointObject
    else if n = 4 then
      returnOk $ CapTableObject
    else (case arch_data_to_obj_type (n - 5)
       of Some tp \Rightarrow returnOk (ArchObject tp)
        | None ⇒ throwError (InvalidArgument 0))
  odE"
definition
  get_free_ref :: "obj_ref \Rightarrow nat \Rightarrow obj_ref" where
  "get_free_ref base free_index \equiv base + (of_nat free_index)"
definition
  get_free_index :: "obj_ref \Rightarrow obj_ref \Rightarrow nat" where
  "get_free_index base free \equiv unat $ (free - base)"
definition
  decode_untyped_invocation ::
  "data ⇒ data list ⇒ cslot_ptr ⇒ cap ⇒ cap list ⇒ (untyped_invocation,'z::state_ext) se_monad"
"decode_untyped_invocation label args slot cap excaps \equiv doE
  unlessE (invocation_type label = UntypedRetype) $ throwError IllegalOperation;
  whenE (length args < 6) $ throwError TruncatedMessage;</pre>
  whenE (length excaps = 0) $ throwError TruncatedMessage;
  root_cap \( \tau \) returnOk \( \frac{1}{2} \) excaps ! 0;
 new_type \( \text{data_to_obj_type (args!0);} \)
  user_obj_size \leftarrow return0k $ data_to_nat (args!1);
  unlessE (user_obj_size < word_bits - 1)</pre>
    $ throwError (RangeError 0 (of_nat word_bits - 2));
  whenE (new_type = CapTableObject \( \triangle \text{ user_obj_size = 0} \)
    $ throwError (InvalidArgument 1);
```

```
whenE (new_type = Untyped \( \) user_obj_size < 4)
    $ throwError (InvalidArgument 1);
  node_index \( \text{return0k $ data_to_cptr (args!2);} \)
  node_depth \( \text{returnOk $ data_to_nat (args!3);} \)
  node\_cap \leftarrow if node\_depth = 0
         then returnOk root_cap
         else doE
             node\_slot \leftarrow lookup\_target\_slot
                 root_cap node_index node_depth;
             liftE $ get_cap node_slot
         odE:
  if is_cnode_cap node_cap
         then returnOk ()
         else throwError $ FailedLookup False $ MissingCapability node_depth;
  node_offset \( \tau \) returnOk $ data_to_nat (args ! 4);
  node_window \( \text{returnOk $ data_to_nat (args ! 5);}\)
  radix_bits \( \tau \) returnOk \( \frac{1}{2} \) bits_of node_cap;
  node_size \( \tau \) returnOk (2 ^ radix_bits);
  whenE (node_offset < 0 \times node_offset > node_size - 1) $
    throwError $ RangeError 0 (of_nat (node_size - 1));
  whenE (node_window < 1 \times node_window > 256) $ throwError $ RangeError 1 256;
  whenE (node_window < 1 \times node_window > node_size - node_offset) $
    throwError $ RangeError 1 (of_nat (node_size - node_offset));
  oref \( \text{return0k $ obj_ref_of node_cap;} \)
  offsets \( \text{return0k $ map (nat_to_cref radix_bits)} \)
                               [node_offset ..< node_offset + node_window];</pre>
  slots \leftarrow returnOk $ map (\lambdacref. (oref, cref)) offsets;
  mapME_x ensure_empty slots;
  \texttt{free\_index} \leftarrow \texttt{liftE} \; \$ \; \texttt{const\_on\_failure} \; (\texttt{free\_index\_of} \; \texttt{cap}) \; \$ \; (\texttt{doE}
    ensure_no_children slot;
    returnOk 0
  odE);
  free_ref \( \text{returnOk} \) ( get_free_ref (obj_ref_of cap) free_index);
  object_size \( \text{returnOk} \) ( obj_bits_api new_type user_obj_size);
  aligned_free_ref 

returnOk ( alignUp free_ref object_size);
  untyped_free_bytes 

returnOk (obj_size cap - of_nat (free_index));
  max_count \( \tau \) returnOk ( untyped_free_bytes >> object_size);
  whenE (unat max_count < node_window) $</pre>
         throwError $ NotEnoughMemory $ untyped_free_bytes;
  (ptr, block_size) \leftarrow case cap of
                            UntypedCap p n f \Rightarrow returnOk (p,n)
                          | \_ \Rightarrow fail;
  returnOk $ Retype slot ptr aligned_free_ref new_type user_obj_size slots
odE"
```

## 37.7 Toplevel invocation decode.

This definition is the toplevel decoding definition; it dispatches to the above definitions, after checking, in some cases, whether the invocation is allowed.

```
definition
  decode_invocation ::
  "data \Rightarrow data list \Rightarrow cap_ref \Rightarrow cslot_ptr \Rightarrow cap \Rightarrow (cap \times cslot_ptr) list \Rightarrow (invocation,'z::state_ext)
  "decode_invocation label args cap_index slot cap excaps \equiv
  case cap of
    {\tt EndpointCap\ ptr\ badge\ rights} \, \Rightarrow \,
      if AllowSend \in rights then
        returnOk $ InvokeEndpoint ptr badge (AllowGrant \in rights)
      else throwError $ InvalidCapability 0
  | AsyncEndpointCap ptr badge rights \Rightarrow
      \texttt{if AllowSend} \, \in \, \texttt{rights then} \\
        returnOk $ InvokeAsyncEndpoint ptr badge (if args = [] then 0 else hd args)
      else throwError $ InvalidCapability 0
  | ReplyCap thread False \Rightarrow
      returnOk $ InvokeReply thread slot
  | IRQControlCap \Rightarrow
      liftME InvokeIRQControl
         $ decode_irq_control_invocation label args slot (map fst excaps)
  | IRQHandlerCap irq \Rightarrow
      liftME InvokeIRQHandler
         $ decode_irq_handler_invocation label irq excaps
  | ThreadCap ptr \Rightarrow
      liftME InvokeTCB $ decode_tcb_invocation label args cap slot excaps
  \mid DomainCap \Rightarrow
      liftME (split InvokeDomain) $ decode_domain_invocation label args excaps
  | CNodeCap ptr bits \_\Rightarrow
      liftME InvokeCNode $ decode_cnode_invocation label args cap (map fst excaps)
  | UntypedCap ptr sz fi \Rightarrow
      liftME InvokeUntyped $ decode_untyped_invocation label args slot cap (map fst excaps)
  | ArchObjectCap arch_cap \Rightarrow
      liftME InvokeArchObject $
         arch_decode_invocation label args cap_index slot arch_cap excaps
      throwError $ InvalidCapability 0"
```

end

## 38 An Initial Kernel State

```
theory Init_A
imports Retype_A
begin
```

This is not a specification of true kernel initialisation. This theory describes a dummy initial state only, to show that the invariants and refinement relation are consistent.

```
definition
```

```
init_tcb_ptr :: word32 where
  "init_tcb_ptr = kernel_base + 0x2000"
definition
  init_irq_node_ptr :: word32 where
  "init_irq_node_ptr = kernel_base + 0x3000"
definition
  init_globals_frame :: word32 where
  "init_globals_frame = kernel_base + 0x5000"
definition
  init_global_pd :: word32 where
  "init_global_pd = kernel_base + 0x60000"
definition
  "init_arch_state \equiv (
    arm_globals_frame = init_globals_frame,
    arm_asid_table = empty,
    arm_hwasid_table = empty,
    arm_next_asid = 0,
    arm_asid_map = empty,
    arm_global_pd = init_global_pd,
    arm_global_pts = [],
    arm\_kernel\_vspace = \lambda ref.
      if ref ∈ {kernel_base .. kernel_base + mask 20}
      then ArmVSpaceKernelWindow
      else ArmVSpaceInvalidRegion
definition
  empty_context :: user_context where
  "empty_context \equiv \lambda_{-}. 0"
definition
  [simp]:
  "global_pd \equiv (\lambda_. InvalidPDE)( ucast (kernel_base >> 20) := SectionPDE (addrFromPPtr kernel_base)
{} 0 {})"
definition
  "init_kheap \equiv
  (\lambda x. \text{ if } \exists \text{irq} :: \text{irq. init\_irq\_node\_ptr} + (\text{ucast irq} << \text{cte\_level\_bits}) = x
       then Some (CNode 0 (empty_cnode 0)) else None)
  (idle\_thread\_ptr \mapsto TCB (
```

```
tcb_ctable = NullCap,
    tcb_vtable = NullCap,
    tcb_reply = NullCap,
    tcb_caller = NullCap,
    tcb_ipcframe = NullCap,
    tcb_state = IdleThreadState,
    tcb_fault_handler = replicate word_bits False,
    tcb_ipc_buffer = 0,
    tcb_context = empty_context,
    tcb_fault = None
  ),
  init_globals_frame 
\to ArchObj (DataPage ARMSmallPage),
  init\_global\_pd \mapsto ArchObj (PageDirectory global\_pd)
  ) "
definition
  \verb"init_cdt \equiv \verb"empty"
definition
  "init_ioc ≡
   \lambda(a,b). (\existsobj. init_kheap a = Some obj \land
                      (\exists \, \mathsf{cap.} \, \, \mathsf{cap\_of} \, \, \mathsf{obj} \, \, \mathsf{b} \, = \, \mathsf{Some} \, \, \mathsf{cap} \, \wedge \, \, \mathsf{cap} \, \neq \, \mathsf{cap.NullCap)}) \, "
definition
  "init_A_st \equiv (
    kheap = init_kheap,
    cdt = init_cdt,
    is_original_cap = init_ioc,
    cur_thread = idle_thread_ptr,
    idle_thread = idle_thread_ptr,
    machine_state = init_machine_state,
    interrupt_irq_node = \lambdairq. init_irq_node_ptr + (ucast irq << cte_level_bits),
    interrupt_states = \lambda_. Structures_A.IRQInactive,
    arch_state = init_arch_state,
    exst = ext_init
```

end

# 39 System Calls

```
theory Syscall_A
imports
   "../design/Event_H"
   Decode_A
   Init_A
begin
```

This theory defines the entry point to the kernel, call\_kernel, which is called by the assembly stubs after switching into kernel mode and saving registers. There are five kinds of events that end up in a switch to kernel mode. These events are described by the enumerated type event, defined in chapter 9. One of the five events is an actual system call by the user, the other four are related to faults and interrupts. There are seven different kinds of user system calls, described by the enumerated type syscall, also defined in chapter 9.

The call\_kernel function delegates the event-specific behaviour to handle\_event which in turn further dispatches to system-call specific handler functions.

In particular, two of the system calls, namely SysSend and SysCall, correspond to a method invocation on capabilities. They are handled in the handle\_invocation operation, which is made up of three phases: first checking if the caller has the capabilities to perform the operation, then decoding the arguments received from the user (using the decode\_invocation operation), and finally actually performing the invocation (using the perform\_invocation). These three phases are wrapped into a more generic syscall framework function described below.

## 39.1 Generic system call structure

The syscall operation generically describes the usual execution of system calls in three phases, where the first phase may result in a fault, the second phase may result in an error and the third phase may be interrupted. The first two phases are used for argument decoding and checking. The last phase commits and executes the system call.

The syscall operation has five arguments:

- the first operation m\_fault to execute, that may result in a fault;
- the fault handler h\_fault to execute if the first operation resulted in a fault;
- the second operation m\_error to execute (if no fault occured in the first operation); this second operation may result in an error;
- the error handler h\_error to execute if the second operation resulted in an error;
- the third and last operation h\_error to execute (if no error occured in the second operation); this operation may be interrupted.

```
\begin{array}{lll} syscall :: "('a,'z::state_ext) \ f\_monad \\ &\Rightarrow (fault \Rightarrow ('c,'z::state_ext) \ s\_monad) \\ &\Rightarrow ('a \Rightarrow ('b,'z::state_ext) \ se\_monad) \\ &\Rightarrow (syscall\_error \Rightarrow ('c,'z::state\_ext) \ s\_monad) \\ &\Rightarrow ('b \Rightarrow ('c,'z::state\_ext) \ p\_monad) \Rightarrow ('c,'z::state\_ext) \ p\_monad" \\ \\ where \\ "syscall m\_fault h\_fault m\_error h\_error m\_finalise \equiv doE \\ r\_fault \leftarrow without\_preemption \$ m\_fault; \end{array}
```

## 39.2 System call entry point

The kernel user can perform seven kinds of system calls, described by the enumerated type syscall, defined in section 39.1. These seven system calls can be categorised into two broad families: sending messages and receiving messages, the two main services provided by the kernel.

The usual case for sending messages (Send event) consists of the user sending a message to an object, without expecting any answer. The sender is blocked until the receiver is waiting to receive. In case the receiver is not trusted, an explicit non-blocking send operation can be used (NBSend event). If a reply is requested from the receiver, the Call operation can be used (Call event). The Call operation will automatically provide a Reply capability to the receiver.

All three sending operations are handled by the handle\_invocation operation, which takes two boolean arguments, one to indicate if a reply is requested and the other to indicate if the send is blocking or not.

The other direction is the reception of messages. This is done by performing a Wait operation on an endpoint kernel object. The receiver is then blocked until a sender performs a Send operation on the endpoint object, resulting in a message transfer between the sender and the receiver. The receiver may also perform a Reply operation (Reply event) in response to a Call, which is always non-blocking. When the receiver is a user-level server, it generally runs a loop waiting for messages. On handling a received message, the server will send a reply and then return to waiting. To avoid excessive switching between user and kernel mode, the kernel provides a ReplyWait operation, which is simply a Reply followed by Wait.

Finally, the last event, Yield, enables the user to donate its remaining timeslice.

The invocation is made up of three phases. The first phase corresponds to a lookup of capabilities to check that the invocation is valid. This phase can result in a fault if a given CSpace address is invalid (see the function resolve\_address\_bits). The second phase is the decoding of the arguments given by the user. This is handled by the decode\_invocation operation. This operation can result in an error if, for example, the number of arguments is less than required by the operation, or if some argument capability has the wrong type. Finally, the actual invocation is performed, using the perform\_invocation function. Note that this last phase is preemptable.

```
fun
    perform_invocation :: "bool ⇒ bool ⇒ invocation ⇒ (data list,'z::state_ext) p_monad"
where
    "perform_invocation block call (InvokeUntyped i) =
        doE
        without_preemption $ invoke_untyped i;
        returnOk []
        odE"

| "perform_invocation block call (InvokeEndpoint ep badge canGrant) =
        (without_preemption $ do
            thread ← gets cur_thread;
        send_ipc block call badge canGrant thread ep;
        return []
```

```
od)"
| "perform_invocation block call (InvokeAsyncEndpoint ep badge message) =
      without_preemption $ send_async_ipc ep badge message;
      returnOk []
    odE"
| "perform_invocation block call (InvokeTCB i) = invoke_tcb i"
| "perform_invocation block call (InvokeDomain tptr d) = invoke_domain tptr d"
| "perform_invocation block call (InvokeReply thread slot) =
    liftE (do
      sender \( \tau \) gets cur_thread;
      do_reply_transfer sender thread slot;
      return []
    od)"
| "perform_invocation block call (InvokeCNode i) =
      invoke_cnode i;
      returnOk []
    odE"
| "perform_invocation block call (InvokeIRQControl i) =
     invoke_irq_control i;
     returnOk []
   odE"
| "perform_invocation block call (InvokeIRQHandler i) =
     liftE $ invoke_irq_handler i;
     returnOk []
   odE"
| "perform_invocation block call (InvokeArchObject i) =
    arch_perform_invocation i"
definition
  handle_invocation :: "bool \Rightarrow bool \Rightarrow (unit, 'z::state_ext) p_monad"
  "handle_invocation calling blocking \equiv doE
    thread ← liftE $ gets cur_thread;
    info \( \text{without_preemption $ get_message_info thread;} \)
    ptr \leftarrow without\_preemption \$ liftM \ data\_to\_cptr \$
           as_user thread $ get_register cap_register;
    syscall
       (doE
          (\texttt{cap, slot}) \; \leftarrow \; \texttt{cap\_fault\_on\_failure} \; \; (\texttt{of\_bl ptr}) \; \; \texttt{False} \; \; \$
                              lookup_cap_and_slot thread ptr;
          buffer \( \) liftE \( \) lookup_ipc_buffer False thread;
          extracaps \leftarrow lookup_extra_caps thread buffer info;
          returnOk (slot, cap, extracaps, buffer)
       odE)
       (\lambdafault. when blocking $ handle_fault thread fault)
```

```
(\lambda(slot, cap, extracaps, buffer). doE
              args ← liftE $ get_mrs thread buffer info;
              decode_invocation (mi_label info) args ptr slot cap extracaps
        odE)
       (\lambdaerr. when calling $
              reply_from_kernel thread $ msg_from_syscall_error err)
       (\lambdaoper. doE
              without_preemption $ set_thread_state thread Restart;
              reply \( \to \) perform_invocation blocking calling oper;
              without_preemption $ do
                   state \( \text{get_thread_state thread;} \)
                   case state of
                         Restart \Rightarrow do
                              when calling $
                                   reply_from_kernel thread (0, reply);
                               set_thread_state thread Running
                         od
                        | \_ \Rightarrow  return ()
              od
        odE)
  odE"
definition
  handle_yield :: "(unit, 'z::state_ext) s_monad" where
  "handle_yield \equiv do
     \texttt{thread} \leftarrow \texttt{gets} \ \texttt{cur\_thread};
     do_extended_op (tcb_sched_action (tcb_sched_dequeue) thread);
     do_extended_op (tcb_sched_action (tcb_sched_append) thread);
     do_extended_op (reschedule_required)
   od"
definition
  handle\_send :: "bool \Rightarrow (unit, 'z::state\_ext) p_monad" where
  "handle_send bl \equiv handle_invocation False bl"
definition
  handle_call :: "(unit, 'z::state_ext) p_monad" where
 "handle_call \equiv handle_invocation True True"
definition
  delete_caller_cap :: "obj_ref \Rightarrow (unit,'z::state_ext) s_monad" where
 "delete_caller_cap t = cap_delete_one (t, tcb_cnode_index 3)"
definition
  handle_wait :: "(unit, 'z::state_ext) s_monad" where
  \texttt{"handle\_wait} \, \equiv \, \mathsf{do}
     \texttt{thread} \leftarrow \texttt{gets} \ \texttt{cur\_thread};
     delete_caller_cap thread;
     \texttt{ep\_cptr} \leftarrow \texttt{liftM} \ \texttt{data\_to\_cptr} \ \$ \ \texttt{as\_user} \ \texttt{thread} \ \$
                    get_register cap_register;
      (cap_fault_on_failure (of_bl ep_cptr) True $ doE
         ep_cap \leftarrow lookup_cap thread ep_cptr;
         let flt = (throwError $ MissingCapability 0)
```

```
case ep_cap
            of EndpointCap ref badge rights \Rightarrow
               (if AllowRecv \in rights
                then liftE $ receive_ipc thread ep_cap
                else flt)
             | AsyncEndpointCap ref badge rights \Rightarrow
               (if AllowRecv \in rights
                then liftE $ receive_async_ipc thread ep_cap
                else flt)
             | \_ \Rightarrow flt
       odE)
       <catch> handle_fault thread
   od"
definition
  handle_reply :: "(unit,'z::state_ext) s_monad" where
 "handle_reply \equiv do
    \texttt{thread} \leftarrow \texttt{gets} \ \texttt{cur\_thread};
    caller_cap \( \text{get_cap (thread, tcb_cnode_index 3);} \)
    case caller_cap of
       ReplyCap caller False \Rightarrow do_reply_transfer thread caller (thread, tcb_cnode_index 3)
    | NullCap ⇒ return ()
    | \_ \Rightarrow fail
  od"
```

## 39.3 Top-level event handling

```
handle_event :: "event \Rightarrow (unit, 'z::state_ext) p_monad"
where
  "handle_event (SyscallEvent call) =
   (case call of
           SysSend \Rightarrow handle\_send True
         | SysNBSend \Rightarrow handle_send False
         | SysCall \Rightarrow handle_call
         | SysWait \Rightarrow without_preemption handle_wait
         | SysYield \Rightarrow without_preemption handle_yield
         | SysReply \Rightarrow without_preemption handle_reply
         | SysReplyWait \Rightarrow without_preemption $ do
             handle_reply;
             handle_wait
           od)"
| "handle_event (UnknownSyscall n) = (without_preemption $ do
    \texttt{thread} \leftarrow \texttt{gets} \ \texttt{cur\_thread};
    handle_fault thread $ UnknownSyscallException $ of_nat n;
    return ()
  od)"
| "handle_event (UserLevelFault w1 w2) = (without_preemption $ do
    thread ← gets cur_thread;
    handle_fault thread $ UserException w1 (w2 && mask 29);
    return ()
  od)"
| "handle_event Interrupt = (without_preemption $ do
```

```
active \( \to \text{do_machine_op getActiveIRQ};
case active of
    Some irq \( \Rightarrow \text{handle_interrupt irq} \) | None \( \Rightarrow \text{return} \) ()
od)"

| "handle_event (VMFaultEvent fault_type) = (without_preemption $ do thread \( \Limes \text{gets cur_thread}; \) handle_vm_fault thread fault_type <catch> handle_fault thread;
    return ()
od)"
```

## 39.4 Kernel entry point

This function is the main kernel entry point. The main event loop of the kernel handles events, handles a potential preemption interrupt, schedules and switches back to the active thread.

#### definition

 $\mathbf{end}$ 

# 40 Glossary

aep, async\_ep,
AsyncEndpoint

Asynchronous Communication Endpoint. A kernel object in seL4 for asynchronous message passing.

asid, asid pool

Address Space Identifier. ASIDs are associated with page directories (PDs) and define the virtual address space of a thread. Multiple threads may be in the same address space. Since ARM hardware supports only 255 different ASIDs, seL4 on ARM supports the concept of virtual ASIDs that are mapped to hardware ASIDS managed in a two-level structure. The user manages only the second level of this structure: the asid pool. An asid pool can be seen as a set of virtual ASIDs that can be connected to and disconnected from page directories.

badge

A badge is a piece of extra information stored in an endpoint capability. It can be used by applications to identify caps previously handed out to clients.

cap, capability

The main access control concept in seL4. A capability conceptually is a reference to a kernel object together with a set of access rights. Most seL4 capabilities store additional bits of information. Some of this additional information may be exposed to the user, but the bulk of it is kernel-internal book-keeping information. Capabilities are stored in CNodes and TCBs.

 $\mathbf{cdt}$ 

Capability Derivation Tree. A kernel-internal data structure that tracks the child/parent relationship between capabilities. Capabilities to new objects are children of the Untyped capability the object was created from. Capabilities can also be copied; in this case the user may specify if the operation should produce children or siblings of the source capability. The revoke operation will delete all children of the invoked capability.

cnode

Capability Node. Kernel-controlled storage that holds capabilities. Capability nodes can be created in different sizes and be shared between CSpaces. CNodes can be pointed to by capabilities themselves.

cspace

A directed graph of CNodes. The CSpace of a thread defines the set of capabilities it has access to. The root of the graph is the CNode capability in the CSpace slot of the thread. The edges of the graph are the CNode capabilities residing in the CNodes spanned by this root.

 $\mathbf{cptr}$ 

Capability Pointer. A user-level reference to a capability, relative to a specified root CNode or the thread's CSpace root. In this specification, a user-level capability pointer is a sequence of bits that define a path in the CSpace graph that should end in a capability slot. The kernel resolves user-level capability pointers into capability slot pointers (cslot\_ptr).

 ${\bf cslot\_ptr}$ 

Capability Slot Pointer. A kernel-internal reference to a capability. It identifies the kernel object the capability resides in as well as the location (slot) of the capability inside this object.

ep

Endpoint. Without further qualifier refers to a synchronous communications (IPC) endpoint in seL4.

guard

Guard of a CNode capability. From the user's perspetive the CSpace of a thread is organised as a guardedage table. The kernel will resolve user capability pointers into internal capability slot pointers. The guard of one link/edge in the CSpace graph defines a sequence of bits that will be stripped from the user-level capability pointer before resolving resumes at the next CNode.

ipc

Inter Process Communication. In seL4: sending short messages between threads. The kernel supports both synchronous and asynchronous message passing. To communicate via IPC in seL4, the receiver listens at an endpoint object and the sender sends to the same endpoint object.

kheap

Kernel Heap. This is not an actual C heap in the sense that it supports malloc and free. Rather, it is the kernel virtual memory view of physical memory in the machine.

pd

Page Directory. The first level of an ARM virtual memory page table. A page directory can be seen as an array of page directory entries (PDEs).

pde

Page Directory Entry. One entry in the page directory. It either is invalid, contains a translation to a frame, or a translation to a second level page table.

 $\mathbf{pt}$ 

Page Table. The second level of an ARM virtual memory page table. It can be seen as an array of page table entries.

pte

Page Table Entry. One entry of a second level ARM page table. It is either invalid or contains a translation to a frame.

replycap

Reply Capability. Reply capabilities are created automatically in the receiver of a Call IPC. The reply capability points back to the sender of the call and can be used to send a reply efficiently without having to explicitly set up a return channel. Reply capabilities can be invoked only once. Internally, reply capabilities are created as copies of so-called Master Reply Capabilities that are always present in the master reply slot of the sender's TCB.

tcb

Thread Control Block. The kernel object that stores management data for threads, such as the thread's CSpace, VSpace, thread state, or user registers.

thread

The CPU execution abstraction of seL4.

 $\mathbf{vm}$ 

Virtual Memory. The concept of translating virtual memory addresses to physical frames. SeL4 uses the MMU (Memory Management Unit) to provide controlled virtual memory mechanisms to the user, to protect kernel data and code from users, and to enforce separation between users (if set up correctly).

vspace

In analogy to CSpace, the virtual memory space of a thread. In the ARM case, the VSpace of a thread is defined by its top-level page directory and that page directory's ASID.

zombie

Zombie Capability. This capability is not accessible to the user. It stores continuation information for the preemtable capability delete operation.

# **Bibliography**

- [1] Andrew Boyton. A verified shared capability model. In Gerwin Klein, Ralf Huuck, and Bastian Schlich, editors, *Proceedings of the 4th Workshop on Systems Software Verification*, volume 254 of *Electronic Notes in Computer Science*, pages 25–44, Aachen, Germany, October 2009. Elsevier.
- [2] David Cock. Bitfields and tagged unions in C: Verification through automatic generation. In Bernhard Beckert and Gerwin Klein, editors, *Proceedings of the 5th International Verification Workshop*, volume 372 of *CEUR Workshop Proceedings*, pages 44–55, Sydney, Australia, August 2008.
- [3] David Cock, Gerwin Klein, and Thomas Sewell. Secure microkernels, state monads and scalable refinement. In Otmane Ait Mohamed, César Muñoz, and Sofiène Tahar, editors, *Proceedings of the 21st International Conference on Theorem Proving in Higher Order Logics*, volume 5170 of Lecture Notes in Computer Science, pages 167–182, Montreal, Canada, August 2008. Springer.
- [4] Jack B. Dennis and Earl C. Van Horn. Programming semantics for multiprogrammed computations. *Communications of the ACM*, 9:143–155, 1966.
- [5] Philip Derrin, Kevin Elphinstone, Gerwin Klein, David Cock, and Manuel M. T. Chakravarty. Running the manual: An approach to high-assurance microkernel development. In *Proceedings* of the ACM SIGPLAN Haskell Workshop, Portland, OR, USA, September 2006.
- [6] Dhammika Elkaduwe, Gerwin Klein, and Kevin Elphinstone. Verified protection model of the seL4 microkernel. Technical Report NRL-1474, NICTA, October 2007. Available from http://ertos.nicta.com.au/publications/papers/Elkaduwe\_GE\_07.pdf.
- [7] Dhammika Elkaduwe, Gerwin Klein, and Kevin Elphinstone. Verified protection model of the seL4 microkernel. In Jim Woodcock and Natarajan Shankar, editors, Proceedings of Verified Software: Theories, Tools and Experiments 2008, volume 5295 of Lecture Notes in Computer Science, pages 99–114, Toronto, Canada, October 2008. Springer.
- [8] Kevin Elphinstone, Gerwin Klein, Philip Derrin, Timothy Roscoe, and Gernot Heiser. Towards a practical, verified kernel. In *Proceedings of the 11th Workshop on Hot Topics in Operating Systems*, pages 117–122, San Diego, CA, USA, May 2007.
- [9] Gernot Heiser, Kevin Elphinstone, Ihor Kuz, Gerwin Klein, and Stefan M. Petters. Towards trustworthy computing systems: Taking microkernels to the next level. *ACM Operating Systems Review*, 41(4):3–11, July 2007.
- [10] Gerwin Klein. Operating system verification an overview.  $S\bar{a}dhan\bar{a}$ , 34(1):27-69, February 2009.
- [11] Gerwin Klein, June Andronick, Kevin Elphinstone, Gernot Heiser, David Cock, Philip Derrin, Dhammika Elkaduwe, Kai Engelhardt, Rafal Kolanski, Michael Norrish, Thomas Sewell, Harvey Tuch, and Simon Winwood. seL4: Formal verification of an OS kernel. *Communications of the ACM*, 53(6):107–115, June 2010.
- [12] Gerwin Klein, Philip Derrin, and Kevin Elphinstone. Experience report: seL4 formally verifying a high-performance microkernel. In *Proceedings of the 14th International Conference on Functional Programming*, pages 91–96, Edinburgh, UK, August 2009. ACM.
- [13] Gerwin Klein, Kevin Elphinstone, Gernot Heiser, June Andronick, David Cock, Philip Derrin, Dhammika Elkaduwe, Kai Engelhardt, Rafal Kolanski, Michael Norrish, Thomas Sewell, Harvey Tuch, and Simon Winwood. seL4: Formal verification of an OS kernel. In *Proceedings of the 22nd ACM Symposium on Operating Systems Principles*, pages 207–220, Big Sky, MT, USA, October 2009. ACM.

- [14] Daniel Matichuk and Toby Murray. Extensible specifications for automatic re-use of specifications and proofs. volume 7504 of *Lecture Notes in Computer Science*, pages 333–341, October 2012.
- [15] Tobias Nipkow, Lawrence Paulson, and Markus Wenzel. Isabelle/HOL A Proof Assistant for Higher-Order Logic, volume 2283 of Lecture Notes in Computer Science. 2002.
- [16] Harvey Tuch. Formal Memory Models for Verifying C Systems Code. PhD thesis, School of Computer Science and Engineering, University of NSW, Sydney 2052, Australia, August 2008.
- [17] Harvey Tuch. Structured types and separation logic. In Ralf Huuck, Gerwin Klein, and Bastian Schlich, editors, *Proceedings of the 3rd Workshop on Systems Software Verification*, volume 217 of *Electronic Notes in Computer Science*, pages 41–59, Sydney, Australia, February 2008. Elsevier.
- [18] Harvey Tuch. Formal verification of C systems code: Structured types, separation logic and theorem proving. Journal of Automated Reasoning: Special Issue on Operating System Verification, 42(2-4):125-187, April 2009.
- [19] Harvey Tuch and Gerwin Klein. A unified memory model for pointers. In *Proceedings of the 12th International Conference on Logic for Programming, Artificial Intelligence and Reasoning*, pages 474–488, Montego Bay, Jamaica, December 2005.
- [20] Harvey Tuch, Gerwin Klein, and Gernot Heiser. OS verification now! In *Proceedings of the* 10th Workshop on Hot Topics in Operating Systems, pages 7–12, Santa Fe, NM, USA, June 2005. USENIX.
- [21] Harvey Tuch, Gerwin Klein, and Michael Norrish. Types, bytes, and separation logic. In Martin Hofmann and Matthias Felleisen, editors, *Proceedings of the 34th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pages 97–108, Nice, France, January 2007.
- [22] Simon Winwood, Gerwin Klein, Thomas Sewell, June Andronick, David Cock, and Michael Norrish. Mind the gap: A verification framework for low-level C. In Stefan Berghofer, Tobias Nipkow, Christian Urban, and Makarius Wenzel, editors, *Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics*, volume 5674 of *Lecture Notes in Computer Science*, pages 500–515, Munich, Germany, August 2009. Springer.