







Trustworthy Board Management Software


Daniel Schwyn, Ben Fiedler, David Cock, Michael Giardino, Timothy Roscoe, et al. Systems Group @ ETH Zürich

The Computer in the Computer












seL4 Summit 2022 11.10.2022

The Computer in the Computer












State of the Art – Closed source










... and buggy












State of the Art – Open Source








State of the Art – Open Source










Trust & Threat Model









BMC Hardware




Isolation: Confidentiality, Integrity, Availability












Cyber Retrofit – Step 1










Cyber Retrofit – Step 2










Turning on computers is hard...












Turning on computers is hard...












... and we need a more systematic approach!









- We can derive sequences efficiently (< 10s)
- Works on real hardware
- More confidence in power-up sequences
- Basis for rigorous specification of correct behavior

Jasmin Schult, Daniel Schwyn, Michael Giardino, David Cock, Reto Achermann, and Timothy Roscoe. 2021. Declarative Power Sequencing. ACM Trans. Embed. Comput. Syst. 20, 5s, Article 84




Trustworthy Power Manager










I²C








- Widespread, low-speed configuration bus
- Controls critical hardware components
- Devices implement the standard only partially or violate it



R regulator / sensor




I²C Modelling Framework









Lukas Humbel, Daniel Schwyn, Nora Hossle, Roni Haecki, Melissa Licciardello, Jan Schaer, David Cock, Michael Giardino, Timothy Roscoe. 2021. A Model Checked I²C Specification. 27th International Symposium on Model Checking Software (SPIN 2021)

I²C Modelling Framework








Voltage Set Request



Driver
Transaction
Byte
Symbol
Electrical

Voltage Set Action

Generated C Code running on actual hardware





Driver
Transaction
Byte
Symbol
Electrical

Lukas Humbel, Daniel Schwyn, Nora Hossle, Roni Haecki, Melissa Licciardello, Jan Schaer, David Cock, Michael Giardino, Timothy Roscoe. 2021. A Model Checked I²C Specification. 27th International Symposium on Model Checking Software (SPIN 2021)


seL4 Summit 2022 11.10.2022 18

Trustworthy Power Manager










Beyond Power Management










Trustworthy BMCs are only the beginning...










The Enzian Research Computer












https://enzian.systems

Ongoing Work – Hardware Model Applications



























seL4 Summit 2022 23


Ongoing Work – Hardware Model Applications







24




seL4 Summit 2022 11.10.2022

Modelling the Topology: Directed Graph









$$0 \le w_1 \le 15.5$$

$$0 \le w_1 \le 16.0$$


$$0 \le w_1 \le 14.5$$

Modelling the Components: State Diagram









$$(0.5 \le w_3 \le 2.25 \land 5.5 \le w_1 \le 14 \land w_7 = 1)$$


 $\lor (w_3 = 0 \land 5.5 \le w_1 \le 14 \land w_7 = 0)$
 $\lor (w_3 = 0 \land w_1 = 0 \land w_7 = 1)$
 $\lor (w_3 = 0 \land w_1 = 0 \land w_7 = 0)$

Full Platform State: Propagate Constraints to the Root










Synthesizing Configurations from the Model is Practicable












Moritz Knüsel. 2021. Optimizing Declarative Power Sequencing. Master's Thesis, ETH Zürich




Our work so far

In [V]









- More confidence in power sequences
- Better automation & maintainability
- Basis for rigorous specification




Sequence Constraints










Initiate event:

Action that triggers change

Complete event:

Measurement that confirms change





Sequence Constraints











Power Distribution networks became complex










Power Distribution networks became complex












Power Distribution networks became complex











Maximum Ratings







Table 1: Absolute Maximum Ratings (cont'd)

Symbol	Description ¹	Min	Max	Units
V _{CCBRAM}	Supply voltage for the block RAM memories	-0.500	1.000	V
V _{cco}	Output drivers supply voltage for HD I/O banks (VU19P and VU23P only)	-0.500	3.400	٧
	Output drivers supply voltage for HP I/O banks	-0.500	2.000	V
V _{CCAUX_IO} ³	Auxiliary supply voltage for the I/O banks	-0.500	2.000	V
V _{REF}	Input reference voltage	-0.500	2.000	V
V _{IN} ^{4, 5, 6}	I/O input voltage for HD I/O banks (VU19P and VU23P only)	-0.550	V _{CCO} + 0.550	V
	I/O input voltage for HP I/O banks	-0.550	V _{CCO} + 0.550	V
V _{BATT}	Key memory battery backup supply	-0.500	2.000	V
I _{DC}	Available output current at the pad	-20	20	mA
I _{RMS}	Available RMS output current at the pad	-20	20	mA
High Bandwidth M	Memory (HBM)			
V _{CC_HBM}	Supply voltage for the high-bandwidth memory	-0.300	1.500	V
V _{CC_IO_HBM}	I/O supply voltage for the high-bandwidth memory	-0.300	1.500	V
V _{CCAUX_HBM}	Auxiliary supply voltage for the high-bandwidth memory	-0.300	3.000	V
GTY or GTM Trans	ceiver ⁷			
VCCINIT CT	Digital supply voltage for select modules in the GTM transceivers	-0.500	1.000	V

Source: Xilinx, Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics



Sequencing Constraints







Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCINT_IO}/V_{CCBRAM} , V_{CCAUX}/V_{CCAUX_IO} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCINT_IO}/V_{CCBRAM} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCINT_IO} must be connected to V_{CCBRAM} . If V_{CCAUX}/V_{CCAUX_IO} and V_{CCO} have the same recommended voltage levels, they can be powered by the same supply and ramped simultaneously. V_{CCAUX} and V_{CCAUX_IO} must be connected together. V_{CCADC} and V_{REF} can be powered at any time and have no power-up sequencing requirements.

power-off sequence is the reverse of the power-on sequence to achieve minimum current draw. If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

Source: Xilinx, Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics



seL4: Full functional correctness proof & practical










DARPA HACMS Project



Source: https://trustworthy.systems/projects/TS/SM ACCM/ulb.png






How to make correctness statement at system level?










How to make correctness statements about hardware interaction?










How do components of different trust levels communicate?









How do we componentize the system?







Finer grained isolation

Lower communication overhead

Power Sequencer

Regulator Driver Regulator Driver Regulator Driver

I²C Driver

I²C Driver

seL4

BMC Hardware

- - -

seL4

BMC Hardware


Power Manager

What tooling do we need to push the complexity of verifiable systems?









seL4 Summit 2022