Lab 5

Multipliers

CS1050 Computer Organization and Digital Design

RATHNAYAKE R.M.I.B 220526N

Group 41

Introduction:

In this lab, we are going to implement a 2x2 multiplier. It will be done using pre-built FAs and basic logic gates. We can perform the 2x2 multiplier, which is the multiplication of two 2-bit numbers, as follows:

| | | b_1 | b_0 | |
|-----------------------|----------------|-------------------------------|-------------------------------|--|
| | | a_1 | a ₀ | s ₂ – sum of 2 nd FA |
| | C ₁ | b ₁ a ₀ | b_0a_0 | c ₂ – carry out of 2 nd FA |
| | b_1a_1 | b ₀ a ₁ | | s ₁ – sum of 1 st FA |
| C ₂ | S 2 | S ₁ | b ₀ a ₁ | c ₂ – carry out 1 st FA |
| Y(3) | Y(2) | Y(1) | Y(0) | Y - output |

After that we have to implement a 4x4 multiplier which is the multiplication of two 4-bit numbers, as follows:

| | | | | b3 | b2 | b_1 | b_0 |
|------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|----------------|
| | | | | a3 | a2 | a_1 | a ₀ |
| | | | | b₃a₀ | b ₂ a ₀ | b ₁ a ₀ | b_0a_0 |
| | | | b ₃ a ₁ | b_2a_1 | b₁a1 | b_0a_1 | |
| | | b ₃ a ₂ | b_2a_2 | b_1a_2 | b_0a_2 | | |
| | b ₃ a ₃ | b ₂ a ₃ | b ₁ a ₃ | b ₀ a ₃ | | | |
| Y(7) | Y(6) | Y(5) | Y(4) | Y(3) | Y(2) | Y(1) | Y(0) |

Y - output

```
1. 2x2 multiplier

    Design source file

-- Company:
-- Engineer:
-- Create Date: 02/27/2024 02:33:22 PM
-- Design Name:
-- Module Name: Multiplier_2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
-- library UNISIM;
--use UNISIM.VComponents.all;
entity Multiplier_2 is
    Port ( A : in STD_LOGIC_VECTOR (1 downto 0);
```

```
B: in STD_LOGIC_VECTOR (1 downto 0);
            Y : out STD_LOGIC_VECTOR (3 downto 0));
end Multiplier_2;
architecture Behavioral of Multiplier_2 is
component FA
    port(
         A : in std_logic;
         B : in std_logic;
         C_in : in std_logic;
         S : out std_logic;
         C_out : out std_logic
);
end component;
signal b0a0, b0a1, b1a0, b1a1 : std_logic;
signal s_0_0, s_0_1, c_0_0, c_0_1 : std_logic;
begin
FA_0_0: FA port map(
    A \Rightarrow b0a1,
    B \Rightarrow b1a0,
    C_in => '0'.
    S \implies S_0_0
    c_out => c_0_0
);
FA_0_1: FA port map(
    A \implies '0'
    B \Rightarrow b1a1,
    C_in => c_0_0
    S \implies S_0_1
    C_out => c_0_1
);
b0a0 <= A(0) \text{ and } B(0);
b1a0 \ll A(0) and B(1);
b0a1 <= A(1) \text{ and } B(0);
```

```
b1a1 <= A(1) and B(1);

Y(0) <= b0a0;


Y(1) <= s_0_0;

Y(2) <= s_0_1;

Y(3) <= c_0_1;

end Behavioral;
```

Elaborated design schematic



Simulation source file

-- Company:

-- Engineer:

_ _

-- Create Date: 02/27/2024 03:25:58 PM

-- Design Name:

-- Module Name: TB_Multiplier_2 - Behavioral

-- Project Name:


-- Target Devices:

-- Tool Versions:

```
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents. all;
entity TB_Multiplier_2 is
-- Port ();
end TB_Multiplier_2;
architecture Behavioral of TB_Multiplier_2 is
component Multiplier_2 is
    Port ( A : in STD_LOGIC_VECTOR (1 downto 0);
           B: in STD_LOGIC_VECTOR (1 downto 0);
           Y : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal A, B : STD_LOGIC_VECTOR (1 downto 0);
signal Y: STD_LOGIC_VECTOR (3 downto 0);
begin
```

```
UUT : Multiplier_2 port map(A,B,Y);
process begin
    A <= "10";
    B <= "11";
    wait for 200 ns:
    A <= "01";
    B <= "10";
    wait for 200 ns;
    A <= "11";
    B <= "01":
    wait for 200 ns:
    A <= "01";
    B <= "00";
    wait for 200 ns:
    A <= "11";
    B <= "11";
   wait ;
end process;
end Behavioral;
```

• Time diagram



```
2. 4x4 multiplier

    Design source file

-- Company:
-- Engineer:
-- Create Date: 02/27/2024 03:52:00 PM
-- Design Name:
-- Module Name: Multiplier_4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
-- library UNISIM;
--use UNISIM.VComponents.all;
entity Multiplier_4 is
```

```
Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
           B: in STD_LOGIC_VECTOR (3 downto 0);
           Y : out STD_LOGIC_VECTOR (7 downto 0)):
end Multiplier_4:
architecture Behavioral of Multiplier_4 is
component FA
   port(
        A : in std_logic;
        B : in std_logic;
        C_in : in std_logic;
        S : out std_logic;
        C_out : out std_logic
);
end component;
signal b3a0, b2a0, b1a0, b0a0 : std_logic;
signal b3a1, b2a1, b1a1, b0a1 : std_logic;
signal b3a2, b2a2, b1a2, b0a2 : std_logic;
signal b3a3, b2a3, b1a3, b0a3 : std_logic;
signal s_0_0,c_0_0 : std_logic;
signal s_0_1, c_0_1 : std_logic;
signal s_0_2, c_0_2 : std_logic;
signal s_0_3,c_0_3 : std_logic;
signal s_1_0, c_1_0 : std_logic;
signal s_1_1,c_1_1 : std_logic;
signal s_1_2, c_1_2 : std_logic;
signal s_1_3, c_1_3 : std_logic;
signal s_2_0,c_2_0 : std_logic;
signal s_2_1,c_2_1 : std_logic;
signal s_2_2,c_2_2 : std_logic;
signal s_2_3,c_2_3 : std_logic;
```

begin

```
FA_0_0: FA port map(
    A \Rightarrow b1a0,
     B \Rightarrow b0a1,
     C_in \Rightarrow '0'
     S \implies S_0_0
    c_out => c_0_0
);
FA_0_1: FA port map(
     A \Rightarrow b2a0.
     B \Rightarrow b1a1,
     C_in => c_0_0
     S \implies S_0_1,
     C_out => c_0_1
);
FA_0_2: FA port map(
     A \implies b3a0,
     B \Rightarrow b2a1,
     C_{in} => c_{01},
     S \implies S_0_2,
     C_out => c_0_2
);
FA_0_3: FA port map(
    A => '0',
     B \Rightarrow b3a1,
     c_{in} => c_{02},
     s => s_0_3
     C_out => c_0_3
);
FA_1_0: FA port map(
     A \implies S_0_1,
     B \Rightarrow b0a2,
     c_in => '0',
```

```
s \implies s_1_0,
     C_out => c_1_0
);
FA_1_1: FA port map(
     A \implies S_0_2,
     B \Rightarrow b1a2.
     C_{in} => c_{10}
     S \implies S_1_1,
     C_out => c_1_1
);
FA_1_2: FA port map(
    A \implies S_0_3,
     B \Rightarrow b2a2,
     C_{in} => c_{11},
     S \implies S_1_2,
     C_out => c_1_2
);
FA_1_3: FA port map(
    A \implies c_0_3
     B \Rightarrow b3a2,
     C_{in} => c_{12}
     S \implies S_1_3
     C_out => c_1_3
);
FA_2_0: FA port map(
    A \implies S_1_1,
     B \Rightarrow b0a3,
     C_in => '0',
     S \implies S_2_0,
     c_out => c_2_0
);
FA_2_1: FA port map(
```

```
A \implies S_1_2,
     B \Rightarrow b1a3.
     c_{in} => c_{20}
     S \implies S_2_1, --Y(4)
     C_out => c_2_1
);
FA_2_2: FA port map(
     A \implies S_1_3,
     B \implies b2a3.
     C_{in} => c_{21}
     s \implies s_2_2,
     C_out => c_2_2
);
FA_2_3: FA port map(
     A \implies c_1_3
     B \implies b3a3,
     C_{in} => c_{22},
     S \implies S_2_3
     C_out => c_2_3
);
b0a0 \le B(0) \text{ and } A(0);
b0a1 \le B(0) \text{ and } A(1);
b0a2 \le B(0) \text{ and } A(2);
b0a3 \le B(0) \text{ and } A(3);
b1a0 \ll B(1) \text{ and } A(0);
b1a1 \ll B(1) \text{ and } A(1);
b1a2 \le B(1) \text{ and } A(2);
b1a3 \le B(1) \text{ and } A(3);
b2a0 \ll B(2) \text{ and } A(0);
b2a1 \ll B(2) \text{ and } A(1);
b2a2 \ll B(2) and A(2);
```

```
b2a3 <= B(2) and A(3);

b3a0 <= B(3) and A(0);

b3a1 <= B(3) and A(1);

b3a2 <= B(3) and A(2);

b3a3 <= B(3) and A(3);

Y(0) <= b0a0;

Y(1) <= s_0_0;

Y(2) <= s_1_0;

Y(3) <= s_2_0;

Y(4) <= s_2_1;


Y(5) <= s_2_2;

Y(6) <= s_2_3;

Y(7) <= c_2_3;

end Behaviora1;
```

• Elaborated design schematic



```
    Simulation source file

-- Company:
-- Engineer:
-- Create Date: 02/27/2024 04:54:52 PM
-- Design Name:
-- Module Name: TB Multiplier_4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
-- library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Multiplier_4 is
-- Port ();
end TB_Multiplier_4;
```

```
architecture Behavioral of TB_Multiplier_4 is
component Multiplier_4 is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
           B: in STD_LOGIC_VECTOR (3 downto 0);
           Y : out STD_LOGIC_VECTOR (7 downto 0));
end component;
signal A,B : STD_LOGIC_VECTOR (3 downto 0);
signal Y : STD_LOGIC_VECTOR (7 downto 0);
begin
UUT : Multiplier_4 port map(A,B,Y);
process begin
   A \ll "1110";
    B <= "0110";
    wait for 200 ns;
    A \ll "1101";
    B <= "0101";
    wait for 200 ns;
   A <= "1111";
    B <= "1001";
    wait for 200 ns;
    A \ll "1010";
    B \ll "0101";
    wait for 200 ns;
    A <= "11111";
    B <= "1111";
    wait;
end process;
```

end Behavioral;

Time diagram

