
Name: Cooper Medved

Netid: Crm932

1. Part 1, Correct Design (50 pts).



2. Part 1, Resource Tables (Slice Logic, Summary of Registers by Type, DSP) (10 pts)

1. Slice Logic

¦ -----

_		4-		4.		4.		4		4.		-
i	Site Type		Used				Prohibited					
Ī	Slice LUTs	ı	19		0		0		8000		0.24	
	LUT as Logic	I	19	I	0	I	0	Ī	8000	1	0.24	I
١	LUT as Memory	I	0	I	0	I	0	Ī	5000	I	0.00	I
1	Slice Registers	I	29	I	0	l	0	Ī	16000	Ī	0.18	I
-	Register as Flip Flop	I	29	I	0	ı	0	Ī	16000	Ī	0.18	I
ı	Register as Latch	Ī	0	I	0	I	0	Ī	16000	I	0.00	I
1	F7 Muxes	Ī	0	I	0	ı	0	Ī	7300	I	0.00	I
1	F8 Muxes	Ī	0	I	0	ı	0	Ī	3650	Ī	0.00	I
٠.												

* Warning! LUT value is adjusted to account for LUT combining.

1 1 0 mmaru of Dogistors by Myno

17 | 1.1 Summary of Registers by Type


9

0	+	+	+	++	-
11	Total	Clock Enable	Synchronous	Asynchronous	
2	+	+	+	++	-
3	0	1 _	-	- 1	
4	0	1 _	-	Set	
- 5	0	1 _	-	Reset	
6	0	1 _	Set	-	
7	0	1 _	Reset	-	
- 8	0	Yes	-	-	
9	1	Yes	-	Set	
0	3	Yes	-	Reset	
1	0	Yes	Set	- 1	
2	25	Yes	Reset	- 1	
3	+	+	+	++	-
4					
· - 1					

4. DSP

Site Type	Ī	Used	Fi	xed	I	Prohibited	I	Available	I	Util%	I
	I	1		0	I I	0	l l	40	 	2.50	

3. Part 2, screenshot of checksum after 100 vectors (Part 2) (10 pts)



4. Part 2, Downloaded into board and verified by TA (30 pts).