CE224034 – QSPI F-RAM Access Using PSoC 6 MCU with SMIF in XIP Mode

Objective

This example demonstrates how to use the Serial Memory Interface (SMIF) Component in execute-in-place (XIP) mode with external F-RAM $^{\rm TM}$ on PSoC $^{\rm S}$ 6 MCU devices.

Overview

This example uses the SMIF Component in XIP mode to manipulate an array in an external FRAM device. The workspace contains two projects: FRAM_XIP and FRAM_XIP_DMA. The FRAM_XIP project uses the SMIF Component and API to carry out operations. The FRAM_XIP_DMA project uses the SMIF Component with DMA to perform transfers to and from F-RAM.

Requirements

Tool: PSoC Creator™ 4.2; Peripheral Driver Library (PDL) 3.0.1

Programming Language: C (Arm® GCC 5.4.1)

Associated Parts: All PSoC 6 MCU parts

Related Hardware: CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit

Hardware Setup


This example uses an external F-RAM device compatible with the CY8CKIT-062 and CY8CKIT-062 WIFI-BT kit. For either kit, ensure that footprint labeled U5 is populated.

Software Setup

This section describes how to set up a serial (UART) connection using Tera Term on PC to communicate with the PSoC 6 BLE Pioneer Kit. Tera Term is a free software terminal emulator for Windows, which can be downloaded here. Other software terminal emulator programs such as PuTTY can also be used.

- 1. Connect the PSoC 6 BLE Pioneer Kit to the PC using the USB cable.
- 2. After installing Tera Term, open the program and select the KitProg2 device in the Port drop down menu. Click **OK**.

Figure 1. Tera Term Port Selection



1

 In Tera Term, select Setup > Serial port and set Baud rate: 115200, Data: 8 bit, Parity: none, Stop 1 bit, Flow control: none. Click OK.



Tera Term: Serial port setup **COM64** Port: oĸ 115200 Baud rate: Cancel 8 bit Data: Parity: none Help Stop: 1 bit Flow control: none Transmit delay msec/char msec/line

Figure 2. Serial Port Configuration Settings

Operation

Do the following to execute the code example project. See the Design and Implementation section for more details.

- 1. Connect the CY8CKIT-062-BLE Pioneer Kit to a USB port on your PC. Set the V_{DD}; select either 1.8 V or 3.3 V using the switch SW5 on PSoC 6 Pioneer Kit. The SPI/QSPI F-RAM supports wide operating range V_{DD} = 1.8 V to 3.6 V.
- Open a serial port communication program such as Tera Term or PuTTY and select the corresponding COM port. Configure
 the terminal to match the UART: 115200 baud rate, 8N1, and Flow control None. See the Software Setup section for the
 Tera Term setup. These settings must match the configuration of the PSoC Creator UART Component in the project.
- 3. Build and program either project into the CY8CKIT-062-BLE Kit or CY8CKIT-062 Kit, which has serial F-RAM mounted on it. Select the CM4 option for programming, as shown in Figure 3. For more information on building a project or programming a device, see *PSoC Creator Help*.




Figure 3. PSoC 6 MCU Programming (CM4)

4. Observe the UART example header message printed in the terminal window. Figure 4 shows an example of the output.



5. If you are using the Excelon™-Ultra (QSPI F-RAM) on the CY8CKIT-062-BLE kit to execute this code example, make sure that the Excelon-Ultra device access mode is set to SPI and the memory and the register latencies are set to 0. See the code example CE222967 - Excelon™-Ultra QSPI F-RAM Access Using PSoC 6 MCU SMIF to change the access mode and the latency settings in the Excelon-Ultra device using PSoC 6 MCU.

Figure 4. Terminal Output in Tera Term

Design and Implementation

Figure 5 shows the schematic with the Components for this example. An instance of the SMIF Component enables communication with the QSPI-based F-RAM. The SMIF Component is configured in Quad-SPI mode with 4 data lines, a single slave select line, and the SPI clock at 75 MHz. The UART Component prints out the data being written to and read from the F-RAM. The UART also prints information about any failures that occur during operation. A direct memory access (DMA) Component is configured with four descriptors that transfer data between three arrays during operation.

8-bit and 32-bit arrays are initialized at the address of the external F-RAM. These arrays are manipulated in XIP mode and then printed out over UART. To demonstrate XIP reads and writes to the external arrays, a sequence of transfers is performed in firmware.


First, the firmware writes 8-bit values to a local array. Then, the local array is copied over to the external array. Finally, each value in the external array is doubled and the values are printed over the serial terminal. This sequence is repeated with the 32-bit array.



To demonstrate using DMA with data in the F-RAM, a second project is included in the workspace. The FRAM_XIP_DMA project initializes descriptors at the addresses of each of the data arrays. On a firmware trigger, the DMA transfers data from the local 32-bit array to an external array that the SMIF Component has mapped into the CPU memory space. To demonstrate manipulation of the data in XIP mode, this data is then doubled and printed over the UART.

Figure 5. F-RAM XIP Schematic

PSoC 6 SMIF in execute in place (XIP) mode with external FRAM



Components and Settings

Table 1 lists the PSoC Creator Components used in this example, how they are used in the design, and the non-default settings required so they function as intended.

Table 1: PSoC Creator Components

| Component | Instance Name | Purpose | |
|------------|---------------|---|--|
| SMIF | SMIF_FRAM | Enables SPI-based communication with an external memory | |
| UART (SCB) | UART | Enables communication with a serial terminal | |
| DMA | DMA_1 | Enables direct memory access | |

For information on the hardware resources used by a Component, see the Component datasheet.

Parameter Settings

The Component configuration settings are shown in the following figures. Figure 6 shows the configuration settings for the SMIF and UART Components.







Figure 6. SMIF and UART Component Configuration

Figure 7. DMA Settings










Figure 8. DMA Descriptor Settings









Design-Wide Resources

Make sure that V_{DDD} (**PSoC Creator** > **Design Wide Resources** > **System** tab) is set to 2.7 V or above, as shown in Figure 9, to drive the status LED (if any) used in the application. Also, make sure that PSoC 6 MCU I/O voltage is set correctly to match the SPI F-RAM operating range (V_{DD}/V_{CC}).




Figure 9. V_{DD} Setting using Design Wide Resources

Make sure that SMIF SPI clock frequency is set at 50 MHz or below. To change the SMIF clock frequency, go to **PSoC Creator** > **Design Wide Resources**, and double-click **Clocks**, as shown in Figure 10.



EEC224073 - PSoC Creator 4.2 [C:\...\SPI_FRAM_ACCESS_USING_PSOC6_SMIF_IN_MEMORY_MAPPED_XIP_MODE.cydwr] <u>File Edit View Project Build Debug Tools Window Help</u> 🛅 🖺 💣 🕍 🖟 🖟 Debug △ 🌣 👺 🤏 📜 Workspace Explorer (1 project) main_cm4.c TopDesign.cysch SPI_FRAM_...ODE.cydwr cy_smif_memconfig.c SMIF_FRAM.h SMIF_FRAM.c cy_smif_h cy_smif_memslot.h cy 4 b X Workspace 'CE224073' (1 Projects) Desired Nominal Frequency Frequency Type / Name Domain Accuracy Project 'SPI_FRAM_ACCESS_USING_PSOC6 Source Clock (%) (%) Design Wide Resources (SPI_FRAM_ACCE_ ? MHz System DigSig1 N/A ? MHz System DigSig2 N/A ? MHz ? MHz System PLL0 N/A 100 MHz PathMux1 ? MHz □ DMA □ Clocks □ Interrupts System PILO N/A 32.768 kHz ? MHz System WCO N/A 32.768 kHz ? MHz ±0.015 System

Directives System ILO 32 kHz 32 kHz System Clk_LF 32 kHz ±10 System Clk_Bak 32 kHz Clk_LF 32 kHz _____ cy8c6xx7_cm0plus.ld ARM IAR Generic

cy8c6xx7_cm0plus.icf System IMO 8 MHz System PathMux0 ARM MDK Generic System PathMux1 System PathMux2 N/A 8 MHz IMO ARM GCC Generic System PathMux3 N/A 8 MHz 8 MHz IMO startup_psoc63_cm0plus.S

ARM IAR Generic

startup_psoc63_cm0plus.s System PathMux4 N/A 8 MHz 8 MHz IMO System Clk_Timer N/A 8 MHz 8 MHz IMO ARM MDK Generic

startup_psoc63_cm0plus.s System Clk_Pump N/A 10 MHz 10 MHz ±2.4 FLL System Clk_HF3 Ν/Δ 20 MHz 20 MHz ±2.4 FLL cy_ipc_config.c main_cm0p.c system_psoc63_cm0plus.c System Clk_HF2 40 MHz N/A 40 MHz ±2.4 Generated Source System Clk Slow N/A 40 MHz 40 MHz ±2.4 Clk Per N/A 80 MHz 80 MHz ±2.4 PathMux(System Clk_HF0 N/A 80 MHz 80 MHz ±2.4 FLL

Figure 10. SMIF SPI Clock Setting Using Design Wide Resources – Step 1

Double-click anywhere in the Clk_HF2 row, as highlighted in Figure 10. A new Configure System Clocks window opens as shown in Figure 11.

Go to the **High Frequency Clocks** tab and select the appropriate clock path and the clock divider from corresponding dropdown lists to set the frequency to 50 MHz or below (see Figure 11). This code example sets the SPI clock frequency to 40 MHz. Select **OK**.




Figure 11. SMIF SPI Clock Setting using Design Wide Resources – Step 2



You can use FLL/PLL, as shown in Figure 12, to configure other frequency options for Path 0.




Figure 12. FLL/PLL Setting examples - Step 3

PSoC 6 Pin Assignment

Figure 13 shows the pin assignment for the code example. The following PSoC 6 MCU pins control the respective SPI F-RAM control pins for the SPI communication.

Pin Name Port \SMIF_FRAM: spi_clk\ P11[7] A5 \SMIF_FRAM: spi_data_0 \ P11[6] • B5 \SMIF_FRAM: spi_data_1\ P11[5] A6 \SMIF_FRAM:spi_select2\ P11[0] F5 \UART: rx\ P5[0] L6 \UART: tx\ P5[1]

Figure 13. PSoC 6 MCU Pin Assignments for Code Example

Reusing This Example

This example is designed for the CY8CKIT-062-BLE Pioneer Kit with a serial F-RAM device mounted. To port the design to a different PSoC 6 MCU device, kit, or both, change the target device using the Device Selector and update the pin assignments in Design Wide Resources Pins settings as needed. For single-core PSoC 6 MCU devices, port the code from *main_cm4.c* to *main.c.*

This code example also includes SPI F-RAM-specific PSoC 6 MCU SMIF driver files (.c and .h) that can be used as in another project. The driver file description is follows. For more details on driver files content, see the code example project.

- CY_SMIF_FRAM_CONFIG.h This file contains all defines for PSoC 6 MCU SMIF Component to access the QSPI F-RAM
 in XIP mode.
- CY_SMIF_FRAM_CONFIG.c This file contains the initialization for PSoC 6 MCU SMIF Component to access the QSPI F-RAM in XIP mode
- FRAM_ACCESS.h This file contains variable and all API declarations to access the QSPI F-RAM in PSoC 6 MCU SMIF MMIO mode.
- FRAM_ACCESS.c This file contains all API definitions to access the QSPI F-RAM in PSoC 6 MCU SMIF MMIO mode.



In some cases, a resource used by a code example (for example, an IP block) is not supported on another device; in such cases, the example will not work. If you build the code targeted at such a device, you will get errors. See the PSoC device datasheet for information on the supported device.

Related Documents

| Code Examples/ Application Notes | | | | | | |
|--|---|--|--|--|--|--|
| CE220823 – PSoC 6 MCU SMIF Memory Write and Read Operation | This example demonstrates the write and read operations to the Serial Memory Interface (SMIF) in PSoC 6 MCU. | | | | | |
| CE222460 - SPI F-RAM Access Using PSoC 6 MCU SMIF | CE222460 provides a code example that implements the SPI host controller on PSoC 6 MCU using the SMIF Component and demonstrates accessing different features of the SPI F-RAM. | | | | | |
| CE224073 – SPI F-RAM Access Using PSoC 6 MCU SMIF in Memory Mapped (XIP) Mode | SPI F-RAM Access Using PSoC 6 MCU SMIF in Memory Mapped (XIP) Mode | | | | | |
| AN304 – SPI Guide for F-RAM™ | AN304 provides the functional description, timing, and example code for SPI F-RAMs. | | | | | |
| PSoC Creator Component Datasheets | | | | | | |
| UART | UART communications interface | | | | | |
| SMIF | Serial Memory Interface | | | | | |
| Direct Memory Access | Supports data transfer independent of the CPU | | | | | |
| Device Documentation | | | | | | |
| PSoC 6 MCU: PSoC 63 with BLE Datasheet | PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual | | | | | |
| EXCELON-ULTRA 4-MBIT (512K X 8) QUAD SPI F-RAM Datasheet | | | | | | |
| Development Kit Documentation | | | | | | |
| CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit | | | | | | |



Document History

Document Title: CE224034 - QSPI F-RAM Access Using PSoC 6 MCU with SMIF in XIP Mode

Document Number: 002-24034

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|--------------------|--------------------|-----------------------|
| ** | 6267846 | BFMC | 07/31/2018 | New code example |



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Touch Sensing

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

cypress.com/touch



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.