

Objective


This example demonstrates how to route Pulse-Density Modulation (PDM) audio data to the Inter-IC Sound (I²S) Interface in PSoC® 6 MCU.

Overview

This code example shows how to record a short audio sample from a microphone to SRAM, then play it on a speaker or headphone. The example uses DMA to transfer data from the PDM/PCM hardware block, which interfaces with a microphone, to SRAM. Once the recording is complete, other DMAs transfer the recorded data to the I²S hardware block, which interfaces with an audio codec chip. This configuration frees the CPU completely, so it can execute other tasks.

Figure 1 shows the high level-block diagram of this application.

Figure 1. Block Diagram



Requirements

Tool: PSoC Creator™ 4.2

Programming Language: C (Arm® GCC 5.4-2016-q2-update)


Associated Parts: All PSoC 6 MCU parts with I²S and PDM/PCM

Related Hardware: CY8CKIT-062 or CY8CKIT-062-BLE, CY8CKIT-028-TFT

Design

Figure 2 shows the PSoC Creator schematic of this code example.

Figure 2. Project Schematics



The CY8CKIT-028-TFT shield contains the audio codec [AK4954A](#), an audio jack and a digital microphone. This allows you to record data using the microphone and play it with the audio codec. You can connect a speaker or headphone to the audio jack.

The first stage is to record any sound coming from the microphone and place it in the SRAM of PSoC 6 MCU. This whole process can be achieved using DMA to transfer from the PDM/PCM RX buffer to an array allocated in the SRAM. Once the sound is recorded, other DMA Components move data from the SRAM to the I2S TX buffer. In this example, two DMAs are used to transfer data to the I²S TX buffer: one for the left channel and one for the right channel. There is only one microphone in the CY8CKIT-028-TFT shield, so the same data is transferred for both channels.

To record a longer audio stream from the microphone, a sample rate of only 8 kbps is configured in both components – PDM/PCM and I2S. Both the word length of the PCM data output and the I2S TX buffer data size are set to 16 bits. The number of elements allocated for the recorded data array is 65,536, consuming a total of 128 Kbytes of SRAM.

PSoC 6 MCU also generates the clock fed to the audio codec. Based on the AK4954A datasheet, this codec requires an MCLK 256x the frame rate (256 × 8 kbps), which translates to a 2.048-MHz clock. The code example contains an I²C Master, through which PSoC 6 MCU configures the audio codec. The code example provides an API to easily configure the AK4954A codec.

Design Considerations

This code example runs on CY8CKIT-062-BLE or CY8CKIT-062 kits, which have a PSoC 6 MCU device. To port the design to other PSoC 6 MCU devices and kits, change the target device in **Project > Device Selector**, and update pin assignments in the Design Wide Resources. For single-core PSoC 6 MCU devices, port the code from *main_cm4.c* to *main.c*.

Hardware Setup

This example requires the CY8CKIT-028-TFT shield to be connected to the CY8CKIT-062 (-BLE) kit.

Operation

1. Connect the CY8CKIT-028-TFT shield to the CY8CKIT-062 kit.
2. Build the "CE220762_PDM_I2S" project and program the CY8CKIT-062 kit. For more information on building projects and device programming, see PSoC Creator Help.
3. Connect a headphone or speaker to the audio jack of the CY8CKIT-028-TFT shield.
4. Press the CY8CKIT-062 SW2 button and hold it. Speak over the microphone to record a short message (up to 8 seconds).
5. Release the SW2 button and listen the recorded data with the headphone or speaker.

Components

Table 1 lists the PSoC Creator Components used in this example, as well as the hardware resources used by each.

Table 1. List of PSoC Creator Components

Component	Instance Name	Hardware Resources
I2S	I2S	I2S Block
I2C (Master)	Codecl2CM	SCB
Clock	HFClk4	High Frequency Clock
PDM/PCM	PDM_PCM	PDM/PCM Block
DMA	DMA_Record	DMA Channel
DMA	DMA_PlayLeft	DMA Channel
DMA	DMA_PlayRight	DMA Channel
Digital Output Pin	MCLK	GPIO
Digital Output Pin	TX_SDO	GPIO
Digital Output Pin	TX_SCK	GPIO
Digital Output Pin	TX_WS	GPIO
Digital Input Pin	PDM_DATA	GPIO
Digital Output Pin	PDM_CLK	GPIO
Digital Input Pin	SW2	GPIO

Parameter Settings

This section shows the changed settings for various Components as well as the system clocks.


I2S

The I2S Component is configured for a frame rate of 8 ksps. Configure the HFC1k1 clock to a specific frequency (see below). The Input clock frequency displayed in the Component is derived from HFC1k1. The frame rate is calculated as follows:

$$\text{Frame Rate (ksps)} = \frac{\text{HFC1k1}}{\text{Clock divider} \times 16 \times \text{Channel Length}}$$

Figure 3 shows the I2S configuration window. Note that the frame rate is not exactly 8 ksps because the PLL cannot achieve the desired output frequency of 16.384 MHz.

Figure 3. I2S Component Configuration Window



Configure 'I2S_PDL'

Name: I2S

Basic Built-in

☐ Clock from terminal Input clock frequency (kHz): 16380.952

Clock divider: 8

☒ TX

Mode: Master

Bit rate (kbps): 255.952

Alignment: I2S mode

Channels: 2

Channel length: 16

Word length: 16

Frame rate (ksps): 7.999

Overhead value: 1

WS pulse width: 1 channel length

SDO latching time: Normal

Output clock polarity: Normal

FIFO trigger level: 128

☒ DMA trigger

Interrupts:

☐ Trigger

☐ Not full

☐ Empty

☐ Overflow

☐ Underflow

☐ Watchdog: FFFFFFFF

☐ RX

Mode: Master

Bit rate (kbps): 255.952

Alignment: I2S mode

Channels: 2

Channel length: 16

Word length: 16

Frame rate (ksps): 7.999

Sign extension: 0

WS pulse width: 1 channel length

SDI latching time: Normal

Output clock polarity: Normal

FIFO trigger level: 0

☐ DMA trigger

Interrupts:

☐ Trigger

☐ Not empty

☐ Full

☐ Overflow

☐ Underflow

☐ Watchdog: FFFFFFFF

Datasheet OK Apply Cancel


PDM_PCM

The PDM_PCM Component is configured for a frame rate of 8 ksps. The frame rate for this component is calculated as follows:

$$\text{Frame Rate (ksps)} = \frac{HFCLK1}{1\text{st Clock Divisor} \times 2\text{nd Clock Divisor} \times (3\text{rd Clock Divisor} + 1) \times 2 \times \text{Sinc Decimation Rate}}$$

Figure 4 shows the configuration window.

Figure 4. PDM/PCM Component Configuration Window



Configure 'PDM_PCM_PDL'

Name:

Basic Built-in

Channels

Channel Recording Swap	<input type="checkbox"/>	f(x)
Left Channel Gain	0dB	f(x)
Right Channel Gain	+10.5dB	f(x)
Stereo / Mono Mode Select	Mono R	f(x)

Filter

Disable High Pass Filter	<input type="checkbox"/>	f(x)
High Pass Filter Gain	8	f(x)

Interrupts

RX FIFO is Not Empty Interrupt	<input type="checkbox"/>	f(x)
RX FIFO Overflow Interrupts	<input type="checkbox"/>	f(x)
RX FIFO Trigger Interrupts	<input type="checkbox"/>	f(x)
RX FIFO Underflow Interrupts	<input type="checkbox"/>	f(x)

Output Data

Output Data Sign Extension	<input type="checkbox"/>	f(x)
Output Data Word Length, in Bits	16	f(x)

Output FIFO

DMA Trigger Enable	<input checked="" type="checkbox"/>	f(x)
Output FIFO Trigger Level	0	f(x)

Soft Mute

Enable Soft Mute	<input type="checkbox"/>	f(x)
Select Soft Mute Fine Gain	0.26dB	f(x)
Soft Mute Cycles	96	f(x)

Timing

1st Clock Divisor	1/4	f(x)
2nd Clock Divisor	1/4	f(x)
3rd Clock Divisor	1	f(x)
Number of PDM_CLK Periods	0	f(x)
Sinc Decimation Rate	32	f(x)

Datasheet OK Apply Cancel

HFCIk4

The Component clock is configured to be 2.048 MHz, which is sourced from the PLL output and divided by 8.

SW2


The pin drive mode is configured to be Resistive Pull Up.

DMA_Record

This DMA is configured to transfer data from the PDM RX Buffer to the recorded data array placed in SRAM. When enabled, it triggers when there is at least one element in the PDM RX Buffer.

Figure 5 shows the configuration window of this DMA.

Figure 5. DMA_Record Configuration Window




Note that the maximum number of elements to transfer in each loop is 256.

DMA_PlayRight/Left

These DMAs are configured to transfer data from the recorded data array placed in SRAM to the I2S TX Buffer. When enabled, the first DMA triggers when the I2S buffer has less than 128 elements. The second DMA is cascaded and triggers when the first completes one element transfer.

Figure 6 shows the configuration window of these DMAs (both have the same configuration).

Figure 6. DMA_PlayLeft/Right Configuration Window




Design-Wide Resources

In the FLL/PLL tab, enable the PLL to be 16.384 MHz. This clock frequency comes from the following equation:

$$HFClk1 = \text{Frame Rate} \times \text{I2S Clock divider} \times 16 \times \text{Channel Length} = 8k \times 8 \times 16 \times 16 = 16384 \text{ kHz}$$


Figure 7 shows the configuration of the PLL. Note that the actual frequency is 16.381 MHz, instead of the desired frequency of 16.384 MHz.

Figure 7. Clock Configuration Window



Configure the High Frequency Clocks HFCIk1 and HFCIk4 to be linked to Path 1. Note that ideally both the clocks created for the I2S block (MCLK and TX_CLK) should come from the same source. Figure 8 shows how the high-frequency clocks are configured.

Figure 8. High Frequency Clock Configuration



Related Documents

Application Notes	
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes the PSoC 6 BLE, and how to build this code example
AN217666 – PSoC 6 MCU Interrupts	Describes how to use interrupts in PSoC 6
PSoC Creator Component Datasheets	
Inter-IC Sound Bus (I2S) Component	Sends digital audio streaming data to external I2S devices
Intra-Integrated Circuit (I2C) Component	Supports I ² C slave, master, and master-slave operation configurations.
PDM to PCM Decoder Component	Converts a PDM signal to PCM.
Direct Memory Access (DMA) Component	Transfers data to and from memory and registers.
Device Documentation	
PSoC 6 MCU: PSoC 63 with BLE Datasheet (PRELIMINARY)	
PSoC 6 MCU: PSoC 62 Datasheet	
PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual	
PSoC 6 MCU: PSoC 63 with BLE Register Technical Reference Manual	
Development Kit (DVK) Documentation	
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit	

Document History

Document Title: CE220762 – PSoC 6 MCU PDM to I2S Example

Document Number: 002-20762

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5945171	RLOS	06/21/2017	New Code Example

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.