

Objective

This example demonstrates the use of PSoC[®] 6 MCU Serial Communication Block (SCB) Component in SPI slave mode. Four projects show the use of Peripheral Driver Library (PDL) functions to receive data from an SPI master in different modes.

Overview

The SCB in SPI slave mode accepts command packets to control the color of an RGB LED. The SPI slave updates its TX buffer with a status packet in response to the accepted command. Four projects in this example are SPI slave using high level PDL functions, SPI slave using low level PDL functions and user ISR and SPI slave using low level PDL functions and DMA.

Requirements

Tool: PSoC Creator™ 4.2; Peripheral Driver Library (PDL) 3.0.1 Programming Language: C (Arm® GCC 5.4.1 and Arm MDK 5.22)

Associated Parts: All PSoC 6 MCU parts

Related Hardware: CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit


Hardware Setup

This example uses the kit's default configuration. Refer to the kit guide to ensure the kit is configured correctly. If the settings are different from the default values, see the 'Selection Switches' table in the kit guide to reset to the default settings.

Table 3 lists the PSoC Creator pin connection settings required on the CY8CKIT-062-BLE Kit. Since the master and slave are on the same device, pins related to both Components are shown in Table 3.

Jumper wires of the same length are used to establish connection between the master and slave on CY8CKIT-062-BLE Kit. P10[0] is connected to P12[0], P10[1] is connected to P12[1], P10[2] is connected to P12[2] and P10[3] is connected to P12[3] as shown in Figure 1.

Figure 1. Pin Connection



Software Setup

None.

Operation

- 1. Plug the CY8CKIT-062-BLE kit board into your computer's USB port.
- Connect jumper wires as explained in hardware setup.
- 3. Build each project and program it into the PSoC 6 MCU device. Choose **Debug** > **Program**. For more information on device programming, see PSoC Creator Help. Flash for both CPUs is programmed in a single program operation.



Observe the RGB LED on the board, which changes its color every two seconds. Color changes in the sequence red, green, blue, cyan, purple, yellow, white. After white, the same sequence from red continues.

Design

In all four projects, the Arm Cortex®-M4 core acts as a master and the Cortex-M0+ core acts as a slave. Different pins are configured for SPI MOSI, MISO, SCLK, and SS for master and slave. The master sends command packets to control the color of an RGB LED connected to the slave. In this document, SPI slave related design is explained. CE221120 explains the master design.

The slave APIs are divided into two categories: High-Level and Low-Level. See the PDL documentation to know more about High-Level and Low-Level functions. To open PDL documentation, right-click the SPI Component in PSoC Creator schematics window and click Open PDL Documentation.

The SCB SPI PSoC Creator Component is used in all four example projects. The master sends different command packets to the slave every two seconds. A command packet has the information to set the compare value for three PWM signals that control the color of the RGB LED connected to the slave.

The first byte in the slave RX buffer contains the Start of Packet (SOP) value. The next three bytes contains the compare value for the red, green, and blue LED's TCPWM. The fifth byte in the write buffer is End of Packet (EOP). The slave updates its TX buffer with the status packet. The first byte of the status packet is SOP, the second byte contains the status where the value 0x00 means success and 0x1F means failure for the command data sent by master and the third byte contains EOP.

To control the color of the RGB LED, three PWMs with a period value of 255 (~195 kHz) are used. The duty cycle of each PWM is controlled in the firmware and specified by the SPI master. Changing the duty cycle of the three PWM's signal will result in a change in the RGB LED color.

SPI Slave using High-Level Functions

The SPI slave shown in Figure 2 has sSPI (SCB_SPI_PDL) Component configured for master mode and sSPI (SCB_SPI_PDL) Component configured for slave mode at 1000 kbps speed. SPI slave design uses high-level PDL functions to communicate with the master.




Figure 2. SPI Slave and Master Schematic for High-Level Design



SPI Slave using Low-Level Polling

The SPI slave shown in Figure 3 has mSPI (SCB_SPI_PDL) Component configured for master mode and sSPI (SCB_SPI_PDL) Component configured for slave mode at 1000 kbps speed. It uses low-level PDL functions to communicate with the master. It uses polling method instead of interrupt method.

CE221121: LOW LEVEL POLLING SPI SLAVE SPI MASTER SPI PACKET FORMAT COMMAND PACKET or STATUS undrflw SPI MASTER COMMAND LIST RedLED COMMAND PACKET COMMAND DESCRIPTION interrupt Data Rate: 1000 kbps Turns RGB LED red on COLOR RED 0xFF, 0x00, 0x00 Turns RGB LED green COLOR GREEN 0x00, 0xFF, 0x00 undrfly Turns RGB LED blue COLOR BLUE 0x00. 0x00. 0xFF Turns RGB LED cyan COLOR CYAN 0x00, 0xFF, 0xFF GreenLED Turns RGB LED purple COLOR PURPLE 0x7F, 0x00, 0x7F RGB_PWMclk Turns RGB LED yellow on slave. COLOR_YELLOW 0xFF, 0xFF, 0x00 Turns RGB LED white COLOR_WHITE 0xFF, 0xFF, 0xFF ovrflw undrflw Make sure that VDDD (PSoC Creator > Design Wide NOTE: SPI master and slave is implemented on Resources tab > System tab) the same device. PSOC6 MCU controller's CM4 is set to 2.7 V or more BlueLED core is configured as master and CM0 core is to use GreenLED and BlueLED configured as slave. interrupt

Figure 3. SPI Slave and Master Schematic for Low-Level Design

SPI Slave using Low-Level User ISR

The SPI slave shown in Figure 4 has mSPI (SCB_SPI_PDL) Component configured for master mode and sSPI (SCB_SPI_PDL) Component configured for slave mode at 1000-kbps speed. It uses low-level PDL functions with user configured interrupt to communicate with the master.




Figure 4. SPI Slave and Master Schematic for Low-Level User ISR Design



SPI Slave using Low-Level DMA

The SPI slave shown in Figure 5 has mSPI (SCB_SPI_PDL) Component configured for master mode and sSPI (SCB_SPI_PDL) Component configured for slave mode at 1000-kbps speed. It uses DMA and low-level PDL functions to communicate with the master.

CE221121: LOW LEVEL DMA SPI SLAVE SPI MASTER SPI PACKET FORMAT mSPI intRxDma undrflw sSPI compare SPI MASTER COMMAND LIST DMA Ch COMMAND COMMAND PACKET rx_dm tx_dm interrup intTxDma Turns RGB LED red on Data Rate: 1000 kbps 0xFF, 0x00, 0x00 GreenPWM Turns RGB LED green on slave. COLOR_GREEN 0x00, 0xFF, 0x00 ovrflw undrflw Turns RGB LED blue COLOR_BLUE 0x00, 0x00, 0xFF compar on slave Turns RGB LED cvan COLOR CYAN 0x00, 0xFF, 0xFF GreenLED Turns RGB LED purple on slave. COLOR_PURPLE 0x7F, 0x00, 0x7F RGB_PWMclk Turns RGB LED yellow COLOR_YELLOW 0xFF, 0xFF, 0x00 BluePWM Turns RGB LED white COLOR_WHITE 0xFF, 0xFF, 0xFF ovrflw undrflw Make sure that VDDD NOTE: SPI master and slave is implemented on (PSoC Creator > Design Wide the same device. PSOC6 MCU controller's CM4 Resources tab > System tab) core is configured as master and CM0 core is ₩ BlueLED is set to 2.7 V or more configured as slave. to use GreenLED and BlueLED.

Figure 5. SPI Slave and Master Schematic for Low-Level DMA Design

Components and Settings

Table 1 lists the PSoC Creator Components used in four sub-examples and the hardware resources used by each Component. Table 2 lists the non-default settings for each Component. Interrupts to be enabled are listed in Table 4, Table 5, and Table 6.

Component	Instance Name	Purpose	Hardware Resources
SPI (SCB_SPI_PDL)	mSPI, sSPI	Provides SPI master and slave connection	Two SCB peripheral blocks
DMA(DMA_PDL)	txDma, rxDma	Provides direct memory access for SPI Slave.	Two DMA peripheral blocks
TCPWM(TCPWM_PWM_PDL)	RedPWM, GreenPwm,BluePWM	Generate PWM signals	Three TCPWM peripheral blocks
Clock(SysClk_PDL)	RGB_PWMclk	Generate clock for TCPWM	One Clock peripheral
GPIO(GPIO_PDL)	RedLED, GreenLED, BlueLED	Provides connection for LED's	Three GPIO peripherals
System Interrupt(SysInt)	ISR_SPI, intTxDma, intRxDma	Configure the interrupt	Three Interrupt peripherals


Table 1. PSoC Creator Components



Table 2. Parameter Settings

Component	Instance Name	Non-default Parameter Settings
SPI (SCB_SPI_PDL)	mSPI (For all projects)	Tab Basic- Mode: Master, Rx Data Width:8, Tx Data Width:8
SPI (SCB_SPI_PDL)	sSPI (For High-Level and Low-Level Polling Slave Design)	Tab Basic- Rx Data Width:8, Tx Data Width:8.
SPI (SCB_SPI_PDL)	sSPI (For Low-Level User ISR Slave Design)	Tab Basic- Mode: Rx Data Width:8, Tx Data Width:8, Tab Advanced- Interrupt: External, Checked boxes: RX FIFO not-empty.
SPI (SCB_SPI_PDL)	sSPI(For Low-Level DMA Slave Design)	See Figure 6.
TCPWM (TCPWM_PWM_PDL)	RedPWM, GreenPWM, BluePWM	Period 0: 255u, Compare 0 : 0u
Clock(SysClk_PDL)	RGB_PWMclk	Frequency: 48 MHz
DMA(DMA_PDL)	txDma	See Figure 7.
DMA(DMA_PDL)	rxDma	See Figure 8.

Figure 6. Low -Level DMA SPI Slave Parameter Settings






8 X Configure 'txDma' Configure 'txDma' bxDma Name: bxDma Name: Channel Descriptors Built-in Channel **Descriptors** Built-in 4 b Trigger Input f(x)■ Descriptor Descriptor Name Descriptor_1 Trigger Output f(x)Trigger output Trigger on every element transfer completion 3 f(x)Interrupt Channel Priority Trigger on descriptor completion Chain to descriptor Descriptor_1 Number of Descriptors 1 f(x)Disable Channel state on completion ■ Input trigger options Preemptable f(x)One transfer per trigger Trigger input type Bufferable f(x)Retrigger after 4 Clk_Slow cycles Trigger deactivation and retriggering ■ Transfer setting Data element size Byte Source and destination transfer width Byte to Word Number of data elements to transfer Source increment every cycle by Destination increment every cycle by 0 Number of X-loops to execute

Figure 7. txDMA Parameter Settings

Figure 8. rxDMA Parameter Settings

Source increment every cycle by Destination increment every cycle by





Design-Wide Resources

Make sure that VDDD (**PSoC Creator > Design Wide Resources** tab > **System** tab) is set to 2.7 V or more to use greenLED and blueLED.

Table 3 shows the pin assignment for the code example.

Table 3. Pin Names and Location

Pin Name	Location
mSPI:miso_m	P10[1]
mSPI:mosi_m	P10[0]
mSPI:sclk_m	P10[2]
mSPI:sso_m	P10[3]
sSPI:miso_s	P12[1]
sSPI:mosi_s	P12[0]
sSPI:sclk_s	P12[2]
sSPI:sso_s	P12[3]
RedLED	P0[3]
GreenLED	P1[1]
BlueLED	P11[1]

Table 4, Table 5, and Table 6 list the interrupts to be enabled and priority to be set.

Table 4. Interrupt Settings for High- and Low-Level Slave Design

Instance Name	Interrupt Number	CM0Enable	CM0Priority(1-3)	CM0Vector(3-29)	CM4Enable	CM4Priority(0-7)
mSPI_SCB_IRQ	42		_	-	✓	7
sSPI_SCB_IRQ	47	✓	3	9		_

Table 5. Interrupt Settings for Low Level User ISR Slave Design

Instance Name	Interrupt Number	CM0Enable	CM0Priority(1-3)	CM0Vector(3-29)	CM4Enable	CM4Priority(0-7)
ISR_SPI	47	✓	3	9		_
mSPI_SCB_IRQ	42		_	_	✓	7

Table 6. Interrupt Settings for Low Level DMA Slave Design

Instance Name	Interrupt Number	CM0Enable	CM0Priority(1-3)	CM0Vector(3-29)	CM4Enable	CM4Priority(0-7)
intRxDma	51	✓	3	10		_
intTxDma	50	✓	3	12		_
mSPI_SCB_IRQ	42		_	_	✓	7
sSPI_SCB_IRQ	47	✓	3	9		_



Reusing This Example

This example is designed for the CY8CKIT-062-BLE pioneer kit. To port the design to a different PSoC 6 MCU device and/or kit, change the target device using the Device Selector and update the pin assignments in the Design Wide Resources Pins settings as needed. For single-core PSoC 6 MCU devices, port the code from *main_cm4.c* to *main.c*.

In some cases a resource used by a code example (for example, an IP block) is not supported on another device. In that case the example will not work. If you build the code targeted at such a device, you will get errors. See the device datasheet for information on what a particular device supports.

SPI slave projects designed in this example can be used to communicate with other master devices not located on the same board.

Related Documents

Application Notes				
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes PSoC 63 with Bluetooth Low Energy (BLE) Connectivity and how to build your first PSoC Creator project			
PSoC Creator Component Datasheets				
SPI	Supports SPI communication			
TCPWM	Supports PWM Signal Generation			
Clock	Supports clock signal Generation			
GPIO	Supports Analog, Digital I/O and Bidirectional signal types			
DMA	Supports up to 16 DMA channels			
SysInt	Interrupt vectoring and control			
Device Documentation				
PSoC 6 MCU: PSoC 63 with BLE Datasheet Programmable System-on-Chip	PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual (TRM)			
Development Kit (DVK) Documentation				
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit				



Document History

Document Title: CE221121 - PSoC 6 MCU SPI Slave

Document Number: 002-21121

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5894790	VJYA	02/23/2018	New Code Example



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.