



PHY for the Evaluation of Analog Defect Simulation Tools

adstestsuite@infineon.com

September 29, 2021

Disclaimer:
THIS FILE IS PROVIDED AS IS AND WITH:

- A **NO WARRANTY OF ANY KIND**, express, implied or statutory, including any implied warranties of merchantability, fitness for a particular purpose and noninfringement, which Infineon disclaims to the maximum extent permitted by applicable law; and
- B **NO INDEMNIFICATION FOR INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS.**
- C **LIMITATION OF LIABILITY: IN NO EVENT SHALL INFINEON BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHATSOEVER, WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

© 2021 Infineon Technologies AG. All rights reserved.

Note:

The CMOS transistor models used, were freely available models downloaded from: <http://ptm.asu.edu>.

The bipolar transistor models are from: **The Development of Bipolar Log-Domain Filters in a Standard CMOS Process**, G. D. Duerden, G. W. Roberts, M. J. Deen, 2001

Contents

1	Overview	5
1.1	Lane	7
1.2	Pin List	8
1.3	Characteristics	14
1.4	Clock Source	15
2	Test Bench	16
2.1	Tests	16

List of Figures

1	Concept overview of the phy.	5
2	Top level symbol of the phy.	6
3	Internals of a lane.	7
4	DLL symbol.	15
5	DLL schematic.	15
6	Test bench of the phy.	16

List of Tables

1	Pin list of the phy.	8
2	Characteristics of the phy.	14

Abstract:

This document introduces you to the schematic and the internal circuits of the delivered phy. The purpose is to enable the reader to understand, run and extend the test benches of this circuit.

Audience: Tool evaluators

This document gives you the most important information about the 16 bit, 1/2Gprs phy that is used to test EDA software for Analog Fault Simulation. The circuit has been implemented in an 130 nm open source technology taken from <http://ptm.asu.edu/>. The top level symbol of the phy is shown in figure 2. Figure 1 shows the concept of the phy. It consists out of 4 identical data lanes and one clock lane which outputs a 90° shifted output signal. The phy has a 1 Gprs and a 2 Gprs mode. Each lane includes an high speed transmitter (HSTX) and a low power transmitter (LPTX).





Figure 2: Top level symbol of the phy.

1.1 Lane

Each lane is build up identical. Figure 3 shows the structure. It consists out of a serializer that takes the 16 bit input word and outputs a bitstream. A deserializer can be used for dft purposes to check the correctness of the serializer. A configurable delay line follows the serializer and can be used to introduce an additional delay to the lane to counter act mismatches of PCB trace lengths. The next component is a pre-driver that can be configured in two modes: normal (1 Gbps) or fast mode (2 Gbps). The four output signals of the pre-driver control the gates of an H-bridge inside of the HSTX OCD. This H-bridge is fed by the internal HSTX LDO that produces a 400 mV. In LPTX mode, the HSTX output stages are disabled, giving the LPTX drivers the possibility to drive the pad outputs to either 1.2 V or GND. The 1.2 V is generated by another internal LPTX LDO.




Figure 3: Internals of a lane.

1.2 Pin List

The following list shows all pins of the phy.

Table 1: Pin list of the phy.

Terminal Name	Dir	Min	Typ	Max	Unit	Description
GNDA	input	0	0	0	V	Analog ground
GNDD	input	0	0	0	V	Digital ground
VDDA1V5	input	0	1.5	1.5	V	Analog supply
VDDD1V5	input	0	1.5	1.5	V	Digital supply
clk_dphy_o_i	input	0	-	1.5	V	Clock input from DLL (phase: 0°)
clk_dphy_90_i	input	0	-	1.5	V	Clock input from DLL (phase: 90°)
clk_dphy_180_i	input	0	-	1.5	V	Clock input from DLL (phase: 180°)
clk_dphy_270_i	input	0	-	1.5	V	Clock input from DLL (phase: 270°)
ck50m4iq_n_i	input	0	-	1.5	V	not used
ck50m4iq_p_i	input	0	-	1.5	V	not used
clk_byte_o	output	0	-	1.5	V	Output to synchronize the receiver for design for test (DfT) purposes
dft_ana_test_ao	output	0	-	1.5	V	Output of Analog DfT Test-mux
dft_ana_test_en_i	input	0	-	1.5	V	
dft_ana_test_out	input	0	-	1.5	V	
_dphy_sel_i<3:0>						
dft_dphy_ocldo_res_dis_i	input	0	-	1.5	V	
dft_pll_clks_2_cl_en_i	input	0	-	1.5	V	
dft_scan_mode_i	input	0	-	1.5	V	

Continued on next page

Continued from previous page

Terminal Name	Dir	Min	Typ	Max	Unit	Description
div_clk_dphy_i	input	0	-	1.5	V	
cl_bypass_delay_line_i	input	0	-	1.5	V	If 1 then by-pass the delay line
cl_delay_prog_i<2:0>	input	0	-	1.5	V	Delay setting
cl_dft_deser_en_i	input	0	-	1.5	V	Enable the deserializer for DfT purposes
cl_dft_hstx_data_lpbk_o<15:0>	output	0	-	1.5	V	Output of the deserializer for DfT purposes
cl_dft_hstx_higher_path_en_i	input	0	-	1.5	V	Enable the HSTX pull up transistors
cl_dft_hstx_lower_path_en_i	input	0	-	1.5	V	Enable the HSTX pull down transistors
cl_dft_ser_test_in_en_i	input	0	-	1.5	V	
cl_dft_ser_test_n_i	input	0	-	1.5	V	
cl_dft_ser_test_p_i	input	0	-	1.5	V	
cl_hs_ser_en_i	input	0	-	1.5	V	
cl_hstx_data_i<15:0>	input	0	-	1.5	V	
cl_hstx_en_lptx_dis_i	input	0	-	1.5	V	
cl_hstx_pwrndn_i	input	0	-	1.5	V	
cl_lptx_dn_i	input	0	-	1.5	V	Input to the pull down transistors of the LPTX driver
cl_lptx_dp_i	input	0	-	1.5	V	Input to the pull up transistors of the LPTX driver
cl_lptx_en_i	input	0	-	1.5	V	Enable/Disable the LPTX driver

Continued on next page

Continued from previous page

Terminal Name	Dir	Min	Typ	Max	Unit	Description
dlo_bypass_delay_line_i	input	0	-	1.5	V	All lanes have the same signals
dlo_delay_prog_i<2:0>	input	0	-	1.5	V	
dlo_dft_deser_en_i	input	0	-	1.5	V	
dlo_dft_hstx_data_lpbk_o<15:0>	output	0	-	1.5	V	
dlo_dft_hstx_higher_path_en_i	input	0	-	1.5	V	
dlo_dft_hstx_lower_path_en_i	input	0	-	1.5	V	
dlo_dft_ser_test_in_en_i	input	0	-	1.5	V	
dlo_dft_ser_test_n_i	input	0	-	1.5	V	
dlo_dft_ser_test_p_i	input	0	-	1.5	V	
dlo_hs_ser_en_i	input	0	-	1.5	V	
dlo_hstx_data_i<15:0>	input	0	-	1.5	V	
dlo_hstx_en_lptx_dis_i	input	0	-	1.5	V	
dlo_hstx_pwrndn_i	input	0	-	1.5	V	
dlo_lptx_dn_i	input	0	-	1.5	V	
dlo_lptx_dp_i	input	0	-	1.5	V	
dlo_lptx_en_i	input	0	-	1.5	V	
dl1_bypass_delay_line_i	input	0	-	1.5	V	
dl1_delay_prog_i<2:0>	input	0	-	1.5	V	
dl1_dft_deser_en_i	input	0	-	1.5	V	
dl1_dft_hstx_data_lpbk_o<15:0>	output	0	-	1.5	V	
dl1_dft_hstx_higher_path_en_i	input	0	-	1.5	V	
dl1_dft_hstx_lower_path_en_i	input	0	-	1.5	V	
dl1_dft_ser_test_in_en_i	input	0	-	1.5	V	
dl1_dft_ser_test_n_i	input	0	-	1.5	V	
dl1_dft_ser_test_p_i	input	0	-	1.5	V	
dl1_hs_ser_en_i	input	0	-	1.5	V	

Continued on next page

Continued from previous page

Terminal Name	Dir	Min	Typ	Max	Unit	Description
dl1_hstx_data_i<15:0>	input	0	-	1.5	V	
dl1_hstx_en_lptx	input	0	-	1.5	V	
dl1_hstx_pwrndn_i	input	0	-	1.5	V	
dl1_lptx_dn_i	input	0	-	1.5	V	
dl1_lptx_dp_i	input	0	-	1.5	V	
dl1_lptx_en_i	input	0	-	1.5	V	
dl2_bypass_delay_line_i	input	0	-	1.5	V	
dl2_delay_prog_i<2:0>	input	0	-	1.5	V	
dl2_dft_deser_en_i	input	0	-	1.5	V	
dl2_dft_hstx_data	output	0	-	1.5	V	
dl2_dft_hstx_higher_path_en_i	input	0	-	1.5	V	
dl2_dft_hstx_lower_path_en_i	input	0	-	1.5	V	
dl2_dft_ser_test_in_en_i	input	0	-	1.5	V	
dl2_dft_ser_test_n_i	input	0	-	1.5	V	
dl2_dft_ser_test_p_i	input	0	-	1.5	V	
dl2_hs_ser_en_i	input	0	-	1.5	V	
dl2_hstx_data_i<15:0>	input	0	-	1.5	V	
dl2_hstx_en_lptx	input	0	-	1.5	V	
dl2_hstx_pwrndn_i	input	0	-	1.5	V	
dl2_lptx_dn_i	input	0	-	1.5	V	
dl2_lptx_dp_i	input	0	-	1.5	V	
dl2_lptx_en_i	input	0	-	1.5	V	
dl3_bypass_delay_line_i	input	0	-	1.5	V	
dl3_delay_prog_i<2:0>	input	0	-	1.5	V	
dl3_dft_deser_en_i	input	0	-	1.5	V	
dl3_dft_hstx_data	output	0	-	1.5	V	
dl3_dft_hstx_higher_path_en_i	input	0	-	1.5	V	

Continued on next page

Continued from previous page

Terminal Name	Dir	Min	Typ	Max	Unit	Description
dl3_dft_hstx_lower_path_en_i	input	0	-	1.5	V	
dl3_dft_ser_test_in_en_i	input	0	-	1.5	V	
dl3_dft_ser_test_n_i	input	0	-	1.5	V	
dl3_dft_ser_test_p_i	input	0	-	1.5	V	
dl3_hs_ser_en_i	input	0	-	1.5	V	
dl3_hstx_data_i<15:0>	input	0	-	1.5	V	
dl3_hstx_en_lptx_dis_i	input	0	-	1.5	V	
dl3_hstx_pwrdsn_i	input	0	-	1.5	V	
dl3_lptx_dn_i	input	0	-	1.5	V	
dl3_lptx_dp_i	input	0	-	1.5	V	
dl3_lptx_en_i	input	0	-	1.5	V	
dphy_pwrdsn_i	input	0	-	1.5	V	Select 1 Gbps or 2 Gbps mode
dphy_reset_n_i	input	0	-	1.5	V	
en_clk_byte_i	input	0	-	1.5	V	
en_clk_dphy_i	input	0	-	1.5	V	
en_iso_vddphy_i	input	0	-	1.5	V	
en_ls_vddphy_i	input	0	-	1.5	V	
hs_ser_msb_first_en_i	input	0	-	1.5	V	
hstx_en_fast_trf_i	input	0	-	1.5	V	
hstx_ldo_vref_ai	input	0	0.4	0.6	V	
hstx_lower_imp_cal_i<2:0>	input	0	-	1.5	V	
hstx_upper_imp_cal_i<2:0>	input	0	-	1.5	V	
ibias_4ou_ai	input	0	40	40	µA	
lptx_ldo_vref_ai	input	0	0.6	1	V	
lptx_vref_prog_i<4:0>	input	0	-	1.5	V	
n_mux_iq_sel_i	input	0	-	1.5	V	
ref_clk_dphy_i	input	0	-	1.5	V	
sel_dr_i	input	0	-	1.5	V	
tx_clk_n_o	output	0	-	1.2	V	N-Output of clock lane

Continued on next page

Continued from previous page

Terminal Name	Dir	Min	Typ	Max	Unit	Description
tx_clk_p_o	output	0	-	1.2	V	P-Output of clock lane
tx_data_o_n_o	output	0	-	1.2	V	N-Output of data lane 0
tx_data_o_p_o	output	0	-	1.2	V	P-Output of data lane 0
tx_data_1_n_o	output	0	-	1.2	V	N-Output of data lane 1
tx_data_1_p_o	output	0	-	1.2	V	P-Output of data lane 1
tx_data_2_n_o	output	0	-	1.2	V	N-Output of data lane 2
tx_data_2_p_o	output	0	-	1.2	V	P-Output of data lane 2
tx_data_3_n_o	output	0	-	1.2	V	N-Output of data lane 3
tx_data_3_p_o	output	0	-	1.2	V	P-Output of data lane 3

1.3 Characteristics

Table 2 shows the typical electrical characteristics of the phy.

Table 2: Characteristics of the phy.

Symbol	Min	Typ	Max	Unit	Description
Number of lanes		5			Number of lanes
Bit width of one lane		16			Bit width of one lane
$f_{\text{PLL,out}} = f_{\text{DLL,in}}$	-	200	-	MHz	Output frequency of the PLL and input frequency of the DLL
$f_{\text{DLL,out}}$	-	1	-	GHz	Output frequency of the four phase clock generated by the DLL

1.4 Clock Source

The phy is clocked by a DLL that generates the for phase clock from the output of a PLL. The DLL has to be included in the defect universe. The PLL is not included in this testcase and is modeled in Verilog-A. The DLL is shown in figure 4 and 5. The output frequency of the DLL is a four phase 1 GHz signal.




Figure 4: DLL symbol.




Figure 5: DLL schematic.

2 Test Bench

The test bench consists out of the device under test (DUT) in the middle and the it is surrounded by the test program, see figure 6. Additionally, it includes a bandgap and bias circuit that produces the 40 μ A bias current and the required 600 mV and 400 mV reference voltages. Furthermore, the test bench offers multiple measurement and stimuli blocks that have been implemented with Verilog-A or in schematic.




Figure 6: Test bench of the phy.

2.1 Tests

The following tests are performed sequentially:

- Ramp up: Enable the phy and wait till the internal LDOs settle.
- LDO checks: Test all HSTX LDOs and LPTX LDOs via the analog DfT bus.

- LPTX checks: Check the voltage levels and timing of the LPTX output stages.
- DC checks: Measure the output voltage levels for various loads (impedance measurement).
- Delay line checks: Go through all delay line settings and check the introduced delay.
- HSTX PRBS check: Finally, input a PRBS-9 bitstream to the input and check the received output words.

If one test fails, the simulation is stopped and an error is indicated by the test_id signal.