

AHB Crossbar - IP Card

Structured design summary

Field	Value
Basic Info	
Licensing	Open-source (CERN-OHL-S-2.0)
Target FPGA or ASIC	FPGA/ASIC
Design Language	SystemVerilog
System Level Features	
Coupling Type	-
Data Types	-
ISA	-
Peak Ops Per Cycle	-
Interfaces	AHB Lite
Supported Operations	-
Compiler Support	-
External Memory Required	-
Cache Or Scratchpad	-
Architecture	
Type	-
Num Clock Domains	1
Control Interface > ISA Extension	-
Control Interface > Memory Mapped	-
Control Interface > Protocol	-
Memory Interface > Interface Protocol	-
Memory Interface > Hierarchy Level	-
Memory Interface > Cached	-
Memory Interface > IOMMU	-
Interrupts	Triggers Interrupts

Field	Value
Microarchitecture	
Parametrization > Parametric Num Units	-
Parametrization > Parametric Config	RTL from a parametrized generator
Programmability > Programmable Cores	-
Programmability > ISA Extension	-
Software	
Compiler > Requires Specialized Compiler	-
Compiler > Supported Compilers	-
Hardware Abstraction Layer > Hal Functions	-
High Level API > Has High Level API	-
High Level API > Sdk Repository	-
High Level API > Has Domain Specific Compiler	-
Integration	
Ip Distribution > Manifest Type	Bender.yml
Ip Distribution > Standalone Simulation	Formal Verification
Ip Distribution > Standalone Simulation Sw Requirements	Formal Tools
Ip Distribution > Integration Docs Or Examples	Yes
Ip Distribution > System RDL	-
Synthesis > Is Synthesizable	Yes
Synthesis > FPGA Synthesis Examples	No
Synthesis > ASIC Synthesis Examples	No
Simulation > Closed Source Simulation	No
Simulation > Open Source Simulation	No
Evaluation > Ppa Results Available	No
Physical Implementation	
ASIC Area > Num Gates	-
ASIC Area > On Chip Internal Memory Size	-

Field	Value
-------	-------

ASIC Area > Target Clock Frequency	-
------------------------------------	---