

Dual-Channel Timer - IP Card

Structured design summary

Field	Value
Basic Information	
Licensing	Open-source (CERN-OHL-S-2.0)
Target FPGA or ASIC	FPGA
Design Language	SystemVerilog
System Level Features	
Coupling Type	Loosely-coupled
Data Types	N/A
ISA	RISC-V + memory-mapped interrupts
Peak Ops Per Cycle	N/A
Interfaces	AHB Lite
Supported Operations	N/A
Compiler Support	Standard Memory Instructions
External Memory Required	No
Cache Or Scratchpad	N/A
Architecture	
Type	N/A
Num Clock Domains	1
Control Interface > ISA Extension	No
Control Interface > Memory Mapped	Yes
Control Interface > Protocol	AHB Lite

Field	Value
Architecture	
Memory Interface > Interface Protocol	AHB Lite
Memory Interface > Hierarchy Level	?
Memory Interface > Cached	No
Memory Interface > IOMMU	No
Interrupts	Triggers Timer/Counter Interrupt
Microarchitecture	
Parametrization > Parametric Num Units	Generated by parametrized Generator
Parametrization > Parametric Config	No
Programmability > Programmable Cores	No
Programmability > ISA Extension	N/A
Software	
Compiler > Requires Specialized Compiler	No
Compiler > Supported Compilers	?
Hardware Abstraction Layer > Hal Functions	Register definition header
High Level API > Has High Level API	No
High Level API > Sdk Repository	No
High Level API > Has Domain Specific Compiler	No
Integration	
Ip Distribution > Manifest Type	Bender.yml
Ip Distribution > Standalone Simulation	Formal Verification
Ip Distribution > Standalone Simulation Sw Requirements	Formal Tools

Field	Value
Integration	
Ip Distribution > Integration Docs Or Examples	Yes
Ip Distribution > System RDL	No
Synthesis > Is Synthesizable	Yes
Synthesis > FPGA Synthesis Examples	No
Synthesis > ASIC Synthesis Examples	No
Simulation > Closed Source Simulation	No
Simulation > Open Source Simulation	No
Evaluation > Ppa Results Available	No
Physical Implementation	
ASIC Area > Num Gates	N/A
ASIC Area > On Chip Internal Memory Size	N/A
ASIC Area > Target Clock Frequency	N/A)