



E2 - Getting started with the development ecosystem for PSoC™ Edge E84

Customer training workshop (CTW)

March 2026



Table of contents

1	Development ecosystem for PSOC™ Edge E84	3
2	Code Example 1: Hello World + Blinky	46
3	Code Example 2: IPC Semaphores using PDL API	50

Table of contents

1	Development ecosystem for PSOC™ Edge E84	3
2	Code Example 1: Hello World + Blinky	46
3	Code Example 2: IPC Semaphores using PDL API	50

PSOC™ Edge E84 resources

- PSOC™ Edge E84 MCU Product page and PSOC™ Developer Journey on [Infineon.com](https://www.infineon.com)
- Datasheets
- Architecture and registers reference manuals
- Application notes
- Code examples
- Development kits
- KBAs and community forum


Firmware/application development

ModusToolbox™ provides


- Development environment for Infineon MCUs
- Flexible set of tools for project and system-level configuration
- Low-level drivers
- Libraries
- Operating system support Linux, macOS, and Windows

For more details, go to:


<https://www.infineon.com/ModusToolboxInstallguide>



Support for IDEs



Understanding ModusToolbox™ and Zephyr



- Provides a **targeted ecosystem** focused on development of **Infineon devices**

- IDE support, including **Eclipse IDE**, **VS Code**, and **third-party IDEs**
- Support for GCC, IAR, and Arm compilers using 'make' based **ModusToolbox™ build system**
- Graphical **UI configurations** tool
- Leverages **Infineon-developed** low-level drivers, middleware abstraction, middleware, and code examples
- Enables key partner middleware via **ModusToolbox™ and Friends** program





- Provides a **community driven ecosystem** with support for a targeted set of MCUs from a wide range of **silicon providers**

- Targeted at **command-line users** with some community support for **VS Code**
- Default support for GCC compiler using 'west' based **Zephyr build environment**. Additional toolchains are now being supported
- Text-based configuration via **devicetree** and **Kconfig**
- Leverages vendor provided device support; Infineon support based on **low-level drivers**
- **Community contributed** middleware, with support for Zephyr defined driver API, stacks, and RTOS


Overview of DEEPCRAFT™ Studio and ModusToolbox™ workflow

- Installation of ModusToolbox™ and DEEPCRAFT™ supported within the [ModusToolbox™ Setup](#) program
- Code Examples aligned with DEEPCRAFT™ Studio [Accelerator projects](#) for IMU, Vibration, and Microphone
- Code Examples aligned with DEEPCRAFT™ Studio [Data Collection with Graph UX](#)
- Code Examples aligned with DEEPCRAFT™ Model Converter [Profiling](#)
- [Project connector](#) files in ModusToolbox™ applications with Quick Panel shortcuts for linking to DEEPCRAFT™ Studio Projects
- Integration of ModusToolbox™ Project Creator, supporting coordinated DEEPCRAFT™ Studio and ModusToolbox™ project creation
- Integration ModusToolbox™ Machine Learning Core Tools ([ml-coretools](#)), leveraged during Infineon device-specific code generations and optimisation
- ModusToolbox™ project detection and selection during model code generation




Code Examples with DEEPCRAFT™ and ModusToolbox™

- When creating a new DEEPCRAFT™ Studio project, a ModusToolbox™ project can be created at the same time
- DEEPCRAFT™ Studio includes Studio Accelerator projects that align with ModusToolbox™ code examples, enabling models generated from Studio to be more easily leveraged within a ModusToolbox™ application
- ModusToolbox™ code examples include DEEPCRAFT™ Deploy Audio and Deploy Motions applications





DEEPCRAFT™ Studio model code generation

- DEEPCRAFT™ Studio code generation dialog includes pre-defined architecture selections for Infineon devices, including PSOC™ Edge E84
- DEEPCRAFT™ Studio code generation integrates the ModusToolbox™ Machine Learning Core Tools (**ml-coretool**) with integrated Vela compiler supporting PSOC™ Edge E84
- Selection of Infineon device enables project selection of the connected ModusToolbox™ project and core-specific project path
- Selected ModusToolbox™ project path will be used during the code generation step to enable iterative model development and updates



Installation support within ModusToolbox™ setup

- ModusToolbox™ setup program can be used to install and manage DEEPCRAFT™ applications, including Studio, Model Converter, and Audio Enhancement Tech Pack




Tools utilized in this presentation

- ModusToolbox™ v3.6
- Eclipse IDE for ModusToolbox™ v2025.4.0
- Edge Protect Security Suite v1.6
- ModusToolbox™ Programming Tools v1.5.0
- KIT_PSE84_EVAL_EPC2 BSP v1.0.0
- Terminal Emulator
- KIT_PSE84_EVAL revG


Key documentation leveraged in this video

- **AN235935** – Getting started with PSOC™ Edge E84 on ModusToolbox™ software
- ModusToolbox™ PSE8xxGP Device Support Library (DSL)

Project Creator



Understanding the application structure



Library Manager

Library Manager 2.50

Settings Help

Application Directory: C:/Workspace/PSOC_Edge_Hello_World

Browse...

Enter filter text...

Name	Update Available	Remove
BSPs APP_KIT_PSE84_EVAL_EPC2 (ACTIVE)		
proj_cm33_ns Libraries async-transfer bt-fw-ifx-cyw55500a1 cmsis core-lib core-make device-db mtb-dsl-pse8xxgp mtb-ipc mtb-srf retarget-io se-rt-services-utils		
proj_cm33_s Libraries async-transfer bt-fw-ifx-cyw55500a1 cmsis core-lib		

Add BSP

Add Library

Properties

README.md

RELEASE.md

Property	Value
Name	mtb-dsl-pse8xxgp
Version	1.1.1 release
Type	Shared Git Repo
Location	C:/Workspace/mtb_shared/mtb-dsl-pse8xxgp/release-v1.1.1

mtb-dsl-pse8xxgp

Device support library for Explorer PSE8XXGP devices.

Version details: 1.1.1 release

Reference Documentation:

(stdlib-stubs)

PSOC E8XXGP Device Support Library

Syspm-Callbacks

Starting to refresh dependencies for project 'proj_cm33_ns'.

Refreshed all dependencies for project 'proj_cm33_ns'.

Starting to refresh dependencies for project 'proj_cm33_s'.

Refreshed all dependencies for project 'proj_cm33_s'.

Starting to refresh dependencies for project 'proj_cm55'.

Refreshed all dependencies for project 'proj_cm55'.

0 error(s), 0 warning(s)


Successfully acquired the information.

Update

Close

BSP configurators

- Device Configurator
- QSPI configurator
- Smart I/O configurator
- Edge protect configurator
- Configurators
 - Creates structures needed for peripherals used by PDL



QSPI configurator

File Edit Settings View Help

Target Device Family:
PSE846GOS4DBZC4
Flashloader Directory

Program Chunk Size:
4 KB
Erase Chunk Size:
256 KB

QSPI Instance	Slave Slot	Memory Part Number	Configuration	Data Select	Memory Mapped	Pair with Slot	Start Address	Size	End Address	Write Enable	Config Data in Flash	Encrypt	Merge XIP Transactions
0	0	S25FS128S	Hybrid at bottom, 256 KB sectors elsewh	Quad SPI-Data[0:3]	☒	None	0x60000000	0x1000000	0x60FFFFFF	☒	☐	☐	Within 256 Cycles
0	1	Not Used		Octal SPI-Data[0:7]	☒	None	0x61000000	0x1000000	0x61FFFFFF	☒	☐	☐	Within 256 Cycles
0	2	Not Used		Octal SPI-Data[0:7]	☐	None	0x64000000	0x4000000	0x67FFFFFF	☐	☐	☐	Disabled
0	3	Not Used		SPI-MOSI:MISO Data[0:1]	☐	None	0x60000000	0x10000	0x6000FFFF	☐	☐	☐	Disabled
1	0	Not Used		Octal SPI-Data[0:7]	☒	None	0x64000000	0x4000000	0x67FFFFFF	☐	☐	☐	Within 256 Cycles
1	1	Not Used		SPI-MOSI:MISO Data[0:1]	☐	None	0x60000000	0x10000	0x6000FFFF	☐	☐	☐	Disabled
1	2	Not Used		Dual SPI-Data[0:1]	☐	None	0x60000000	0x10000	0x6000FFFF	☐	☐	☐	Disabled
1	3	Not Used		SPI-MOSI:MISO Data[0:1]	☐	None	0x60000000	0x10000	0x6000FFFF	☐	☐	☐	Disabled

Location:
C:/Users/RamakrishnaP/modustoolbox/global/device-db/develop/devices/memory/S25FS128S-256KB-hybridbottom/qspi_1.0/view.xml

Memory Part Number:
S25FS128S
☐ HyperBus Device

Configuration:
Hybrid at bottom, 256 KB sectors elsewhere
☒ Configuration Is Default

Description:
16MBytes 1.8V serial Flash memory

General
Commands
Hybrid Erase Sectors

Registers


Status Register Busy (WIP) Mask:
0x01
Status Register Quad Enable (QE) Mask:
0x02
Status Register Octal Enable (OE) Mask:
0x00

Timings

Max Erase Time:
2.9
Max Chip Erase Time:
180
Max Program Time (us):
2000


Octal DDR Enable Sequence

Command Sequence 1:
NA
Command Sequence 2:
NA



Application booting sequence

- Boot starts from Secured Enclave as the Root of Trust
- Off-the-shelf extended boot software
 - Boot from RRAM or external flash
 - Alternate serial interface for recovery boot
 - SRAM loading for enhanced security
- Optional MCUboot based Edge Protect Bootloader
- One-time revocable OEM RoT Key



Device lifecycle and provisioning

Development


- Shipped from Infineon
- Provision with OEM certificate and policy
- For OEM development; until production

Production

- One-time provisioning with “Production” certificate
- Re-provisioning if allowed by policy


RMA

- Transition from Development or Production
- Performed by Infineon signed SE Service Application
- Devices in RMA mode can be shipped to Infineon for field failure analysis




Secure and non-secure operating modes

- Arm® TrustZone - enabled Cortex®-M33 CPU
- Secure and non-secure CPU states
- Attribution units - Secure attribution unit (SAU) and Implementation defined attribution unit (IDAU)
- Banked resources between secure and non-secure states
- Secure and non-secure
 - aliasing of the memory map
 - interrupts
 - peripherals
 - debug



Security domain assignment




The screenshot displays the Infineon Device Configurator 4.10 interface. The main window shows a list of resources on the left, including Analog, Communication, and Digital blocks. The 'Serial Communication Block (SCB) 1' is selected, and its parameters are shown on the right. A green box highlights the 'Security Domain' column in the resource list, which shows 'NSPE Domain' for SCB 1.

Resource	Name(s)	Personality	Security Domain
Low-Power Comparator 0	lpcomp_0_comp_0	Low Power Comparator	NSPE Domain
Low-Power Comparator 1	lpcomp_0_comp_1	Low Power Comparator	NSPE Domain
Controller Area Network FD (CAN FD) 0			
Quad Serial Memory Interface (QSPI) 0			
SD Host Controller (SDHC) 0	sdhc_0		NSPE Domain
SD Host Controller (SDHC) 1	sdhc_1		NSPE Domain
Serial Communication Block (SCB) 0	scb_0		NSPE Domain
Serial Communication Block (SCB) 1	scb_1	UART-3.0	NSPE Domain
Serial Communication Block (SCB) 2	scb_2		NSPE Domain
Serial Communication Block (SCB) 3	scb_3		SPE Domain
Serial Communication Block (SCB) 4	scb_4		NSPE Domain
Serial Communication Block (SCB) 5	scb_5		NSPE Domain
Serial Communication Block (SCB) 6	scb_6		SPE Domain
Serial Communication Block (SCB) 7	scb_7		NSPE Domain
Serial Communication Block (SCB) 8	scb_8		NSPE Domain
Serial Communication Block (SCB) 9	scb_9		NSPE Domain
Serial Communication Block (SCB) 10	scb_10		NSPE Domain
Serial Communication Block (SCB) 11	scb_11		NSPE Domain
TDM0	tdm_0_tdm_0		NSPE Domain
TDM1	tdm_0_tdm_1		NSPE Domain
Universal Serial Bus (USB) 0	usbhs_0		NSPE Domain


The right-hand pane shows the 'Serial Communication Block (SCB) 1 - Parameters' window. It includes sections for Overview, General, Support RS-485, Flow Control, Connections, and Actual Baud Rate. The 'General' section shows parameters like Com Mode (Standard), Baud Rate (115200), and Bit Order (LSB First). The 'Connections' section shows the clock and RX/TX connections.

Edge protect configurator

General tab



TF-M services and domains tab




Service	Domain
PSA RoT Services	
Initial Attestation	TFM_SP_INITIAL_ATTESTATION
Crypto	TFM_SP_CRYPTO
Internal Trusted Storage	TFM_SP_ITS
App RoT Services	
Protected Storage	TFM_SP_PS

Name	Value
CMake Variable	TFM_PARTITION_CRYPTO
CRYPTO_ENGINE_BUF_SIZE	Default

PSOC™ Edge memory architecture

- The PSOC™ Edge features two power domains:
 - PD0: Always-on low-power domain
 - PD1: High-performance domain
- Power source and operating voltage:
 - Both PD0 and PD1 are powered by the internal buck output and operate at same voltage level
- Independent control and flexibility:
 - PD1 can be independently switched off without affecting PD0
 - PD1 can be reactivated as necessary for performance needs
- Power conservation:
 - When high-performance peripherals are not needed, PD1 can be turned off to save power




Linker scripts

- Four top-level linker files
 - Bootloader
 - CM33 Secure
 - CM33 Non-secure
 - CM55


- Three generated memory *include* files
 - CM33 Secure
 - CM33 Non-secure
 - CM55

- Generated memory *include* files come from the Device Configurator
- New user defined memory regions require direct modification to top-level linker files to leverage generated content



Firmware/application development :Software resources (1/4)


- Applications
 - Code examples
 - Reference Designs
- Middleware Libraries



Firmware / application development: Software resources (2/4)

Middleware portability APIs


- High-level APIs built on top of PDL
- Hardware generic, so more portable
- Architected to enable Infineon maintained middleware to work across a wider range of devices
- Replacement of the former ModusToolbox™ HAL layer



Firmware / application development : Software resources (3/4)


Peripheral driver library (PDL)

- Set of low-level APIs
- Hardware specific so less portable



Firmware/application development : Software resources (4/4)

For more information, go to: <https://infineon.github.io/mtb-dsl-pse8xxgp/html/index.html>



infineon PSOC E8XXGP Device Support Library

Home PDL Getting Started API Reference

▼ PSOC E8XXGP Device Support Library

- ▶ ModusToolbox™ PSE8xxGP Device Support Library
- ▶ PDL Getting Started
- ▶ API Reference
 - ▶ SYSPM Callback API Reference
 - ▶ HAL API Reference
 - ▶ PDL API Reference
 - ▶>NNLITE HW Accelerator KERNEL LIB

ModusToolbox™ PSE8xxGP Device Support Library (DSL)

Overview

The ModusToolbox™ Device Support Library provides all necessary device specific components to be used during software development for the PSE8xxGP family of devices.

Features

The package includes:

- PSOC™ Edge MCU Peripheral Driver Library (PDL) - provides, device header files, start-up code, and peripheral drivers as a set of low-level APIs to configure, initialize, and use various supported peripheral drivers
- Hardware Abstraction Layer (HAL) - provides high-level API wrappers around lower-level device specific APIs (such as PSOC™ MCU PDL)
- Device Utilities (device-utils) - handles the pre-defined System Power Management (SysPm) callback implementations for peripherals which require special handling when the MCU enters or exits DeepSleep
- make - provides build recipe make files and scripts for building and programming device applications

See the Release Notes for release-specific information.


More information

Use the following links for more information, as needed:

- PSOC™ Edge Overview
- Device Support Library API Reference Manual
- Infineon GitHub
- ModusToolbox™

© 2025, Cypress Semiconductor Corporation (an Infineon company) or an affiliate of Cypress Semiconductor Corporation.

FreeRTOS support with ModusToolbox™



The screenshot displays the Eclipse IDE interface for ModusToolbox. The main window shows the 'Project Explorer' with a project named 'PSOC_Edge_Hello_World'. The 'Library Manager 2.50' dialog is open, showing the 'Add Library' tab. The 'Target Project' is set to 'proj_cm55'. The 'freertos' library is selected, and the version '10.6.201 release' is highlighted. The 'Add Library' button is visible at the bottom of the dialog. The 'Quick Panel' on the left shows the 'Library Manager 2.50' tool selected. The 'BSP Configurators' section on the left lists various project configurations, including 'proj_cm55 Library Configurators'.

Library Manager 2.50 - Add Library

Application Directory: C:/Workspace/PSOC_Edge_Hello_World

Enter filter text...

Target Project: proj_cm55

Name	Version
freertos	10.6.201 release
freertos-posix	1.0.1 release
ethernet	
ethernet-core-freertos-lwip-mbedtls	3.0.0 release
middleware	
aws-iot-device-sdk-embedded-C	v4_beta release
lwip-freertos-integration	1.2.0 release
lwip-network-interface-integration	1.7.0 release
utilities	
abstraction-rtos	1.12.0 release
clib-support	1.8.0 release
wi-fi	
wifi-core-freertos-lwip-mbedtls	3.1.0 release
wifi-mw-core	3.4.0 release

freertos

A FreeRTOS is a small operating system for microcontrollers. A FreeRTOS kernel is distributed as standard C source files with configuration header file.

License Disclaimer:
Adding this library will download and add FreeRTOS to your project. It is your responsibility to understand and accept the FreeRTOS license.


Additional Information:

- [FreeRTOS kernel README.md](#)
- [FreeRTOS kernel RELEASE.md](#)
- [FreeRTOS home page](#)


Version details: 10.6.201 release

Buttons: OK, Cancel, Update, Close


PSOC™ Edge E84 MCU development kit: Top view




PSOC™ Edge E84 MCU development kit: Back view



PSOC™ Edge E84 MCU SOM : Top view





Programming/debugging

- Programming and Debugging PSOC™ Edge E84 MCU
 - Comes with a KitProg3 onboard programmer and debugger
 - Supports Cortex Microcontroller Software Interface Standard – Debug Access Port CMSIS-DAP
 - Supports Open On-Chip Debugger (OpenOCD) using a GDB server and the J-Link debug probe
 - Debug environment is IDE-specific – see the [ModusToolbox™ documentation](#)

Table of contents


1	Development ecosystem for PSOC™ Edge E84	3
2	Code Example 1: Hello World + Blinky	46
3	Code Example 2: IPC Semaphores using PDL API	50

Lab 1: Hello world + Blinky

What will you learn ?

- How to run a basic Hello World example
- Understanding the structure of PSOC™ Edge projects
- How to rename pins using Device Configurator

Description of Hello World + Blinky example



Using Device Configurator

PSE846GPS2DBZC4A CYW55513IUBG

Peripherals Analog Pins Clocks System Memory DMA

Enter filter text...

Resource	Name(s)	Personality
> Port 11		
> Port 12		
> Port 13		
> Port 14		
> Port 15		
▼ Port 16		
☒ P16[0]	CYBSP_SPI_CLK	Pin-3.0 ▼
☒ P16[1]	CYBSP_SPI_MOSI	Pin-3.0 ▼
☒ P16[2]	CYBSP_SPI_MISO	Pin-3.0 ▼
☒ P16[3]	CYBSP_SPI_CS	Pin-3.0 ▼
☐ P16[4]	CYBSP_USB_FAULT	
☒ P16[5]	CYBSP_USER_LED3, CYBSP_LED_BLUE	Pin-3.0 ▼
☒ P16[6]	CYBSP_USER_LED2, CYBSP_LED_GREEN	Pin-3.0 ▼
☒ P16[7]	TRAINING_LED , CYBSP_USER_LED1, CYBSP_USER_LED, CYBSP_LED_RED	Pin-3.0 ▼
> Port 17		
> Port 18		
> Port 19		
> Port 20		
> Port 21		

README.md H cycfg_pins.h

```

#define CYBSP_LED_GREEN_INIT_DRIVESTATE CYBSP_USER_LED2_INIT_DRIVESTATE
#ifndef ioss_0_port_16_pin_6_HSIOM
    #define ioss_0_port_16_pin_6_HSIOM HSIOM_SEL_GPIO
#endif
#define CYBSP_USER_LED2_HSIOM ioss_0_port_16_pin_6_HSIOM
#define CYBSP_LED_GREEN_HSIOM CYBSP_USER_LED2_HSIOM
#define CYBSP_USER_LED2_IRQ ioss_interrupts_gpio_16_IRQn
#define CYBSP_LED_GREEN_IRQ CYBSP_USER_LED2_IRQ
#define TRAINING_LED_ENABLED 1U
#define CYBSP_USER_LED1_ENABLED TRAINING_LED_ENABLED
#define CYBSP_USER_LED_ENABLED TRAINING_LED_ENABLED
#define CYBSP_LED_RED_ENABLED TRAINING_LED_ENABLED
#define TRAINING_LED_PORT GPIO_PRT16
#define CYBSP_USER_LED1_PORT TRAINING_LED_PORT
#define CYBSP_USER_LED_PORT TRAINING_LED_PORT
#define CYBSP_LED_RED_PORT TRAINING_LED_PORT
#define TRAINING_LED_PORT_NUM 16U
#define CYBSP_USER_LED1_PORT_NUM TRAINING_LED_PORT_NUM
#define CYBSP_USER_LED_PORT_NUM TRAINING_LED_PORT_NUM
#define CYBSP_LED_RED_PORT_NUM TRAINING_LED_PORT_NUM
#define TRAINING_LED_PIN 7U
#define CYBSP_USER_LED1_PIN TRAINING_LED_PIN
#define CYBSP_USER_LED_PIN TRAINING_LED_PIN
#define CYBSP_LED_RED_PIN TRAINING_LED_PIN
#define TRAINING_LED_NUM 7U
#define CYBSP_USER_LED1_NUM TRAINING_LED_NUM

```

Table of contents

1	Development ecosystem for PSOC™ Edge E84	3
2	Code Example 1: Hello World + Blinky	46
3	Code Example 2: IPC Semaphores using PDL API	50


LAB2: IPC Semaphores using PDL

What will you learn ?

- How to use the Library Manager in ModusToolbox™
- How to share a resource between CPUs
- How to use IPC semaphores to synchronize a shared resource

Overview of IPC

- Supports sixteen communication channels
- Supports sixteen interrupt structures
- Inter-processor communication methods
 - Half-duplex with shared event handling
 - Half-duplex with independent event handling
 - Full-duplex communication
- IPC is available in CPU active power mode only



* MS field of the Acquire register width has been expanded to 8 bits

Block diagram of IPC PDL

PDL Layer

IPC Semaphore

Pipes

IPC Base Driver

IPC PDL (Peripheral abstraction layer) functions

Functions

PDL API Reference » IPC (Inter Process Communication) » IPC semaphores layer (IPC_SEMA)


General Description

Functions are used in the driver.

Functions

cy_en_ipcsema_status_t	Cy_IPC_Sema_Init (uint32_t ipcChannel, uint32_t count, uint32_t memPtr[]) This function initializes the semaphores subsystem. More...
cy_en_ipcsema_status_t	Cy_IPC_Sema_InitExt (uint32_t ipcChannel, cy_stc_ipc_sema_t *ipcSema) This function initializes the semaphores subsystem. More...
cy_en_ipcsema_status_t	Cy_IPC_Sema_Set (uint32_t semaNumber, bool preemptable) This function tries to acquire a semaphore. More...
cy_en_ipcsema_status_t	Cy_IPC_Sema_Clear (uint32_t semaNumber, bool preemptable) This functions tries to releases a semaphore. More...
cy_en_ipcsema_status_t	Cy_IPC_Sema_Status (uint32_t semaNumber) This function returns the status of the semaphore. More...
uint32_t	Cy_IPC_Sema_GetMaxSems (void) This function returns the number of semaphores in the semaphores subsystem. More...

Flow chart



Revision history

Document revision	Date	Description of change
**	2025-11-25	Initial release.
*A	2026-03-15	Migrated to the latest empower training presentation template.

