Basic Info		
Licensing		Open-source (CERN-OHL-S-2.0)
Target FPGA or ASIC		FPGA/ASIC
Design Language		Verilog
System-Level Features		
Coupling Type		Tightly-coupled
Data Types		
ISA		RV32I_Zicsr + Custom CSRs
Peak Ops Per Cycle		
Interfaces		RISCV CSRs
Supported Operations		
Compiler Support		Standard Compilers
External Memory Required		No
Cache Or Scratchpad		
Architecture		
Type		null
Num Clock Domains		1
Control Interface	ISAExtension Memory Mapped Protocol	Custom CSRs required No CSR instructions
Memory Interface	Interface Protocol Hierarchy Level Cached IOMMU	 No No
Interrupts		Triggers Interrupts
Microarchitecture		
Parametrization	Parametric Num Units Parametric Config	RTL from a parametrized generator No
Programmability	Programmable Cores ISAExtension	Yes Zicsr + Custom CSRs
Software		
Compiler	Requires Specialized Compiler Supported Compilers	No Any RISC-V standard compiler, i.e GCC, LLVM, etc.
Hardware Abstraction Layer	HAL Functions	No
highLevelAPI	Has High Level API SDK Repository Has Domain Specific Compiler	No None No
Integration		
IP Distribution	Manifest Type Standalone Simulation Standalone Simulation SW Requirements Integration Docs Or Examples IP-XACT System RDL	Bender.yml Yes No Yes
Synthesis	Is Synthesizable FPGA Synthesis Examples ASIC Synthesis Examples	Yes No No
Simulation	Closed Source Simulation Open Source Simulation	Yes Yes
Evaluation	PPA Results Available	No
Physical Implementation		
ASIC Area	Num Gates On Chip Internal Memory Size Target Clock Frequency	