



# Simulation and FPGA based Implementation of PI and Fuzzy Controllers for Cascaded Asymmetric Multilevel Inverter

**Dr.T.S.Sivakumaran<sup>1</sup>, Henok G/Medihen Teklu<sup>2</sup>, Sime Gonfa Heyi<sup>3</sup>, SKB. Rathika<sup>4</sup>**

<sup>1</sup>Professor / Power Engineering Electrical and computer science Engineering, Bule Hora University Oramia region, Ethiopia.

<sup>2</sup>MSc., Power System Engineering (Electrical Engineering) Head of Department at Bule Hora University CET, ECE Department, Ethiopia.

<sup>3</sup>Chief's and STEM power Technical Instructor, Ethiopia.

<sup>4</sup>Assistant Professor, Dept of CSE, Sri Sakthi Engineering College, Coimbatore, Tamilnadu, India.

## How to cite this paper:

Dr.T.S.Sivakumaran<sup>1</sup>, Henok G/Medihen Teklu<sup>2</sup>, Sime Gonfa Heyi<sup>3</sup>, SKB.Rathika<sup>4</sup>,  
"Simulation and FPGA based Implementation of PI and FUZZY Controllers for Cascaded Asymmetric Multilevel Inverter", IJIRE-V5I02-09-20.

Copyright © 2024 by author(s) and  
5<sup>th</sup> Dimension Research Publication.  
This work is licensed under the Creative  
Commons Attribution International License  
(CC BY 4.0).  
<http://creativecommons.org/licenses/by/4.0/>

**Abstract:** The main objective of this work is to improve the performance of Multilevel Inverter by using the novel LS-PD- PWM and controlling technique instead of the existing approach. The proposed work focus on closed loop controller such as existing PI and Fuzzy Logic Controller for resistive load with Multilevel Inverter. The proposed Asymmetric fifteen level Inverter offers less THD and high frequency than the Asymmetric nine level inverter. Asymmetric multilevel inverter is used to reduce the switching losses and THD. In this work is the generation and implementation of Pulse Width Modulation (PWM) techniques using Field Programmable Gate Array (FPGA) for Multilevel Inverter. PWM can be generated via Microprocessors, Microcontroller, FPGA and DSP Processors. Higher density Programmable Logic Devices (PLD) such as FPGAs can be used to amalgamate large amounts of logic into a single Integrated. Pulse width modulation (PWM) is generally used in power converter control. To generate LS-PD- PWM by using FPGA, this occupies less memory capacity and accurate than conventional one. An efficient PWM generation technique is performed using FPGA for lower frequency applications. Simulation and synthesis is done by ModelSim6.3c and Xilinx10.1. Further, the Implementation is carried out by FPGA Spartan3 Xc3s50.

**Key Word:** PWM, FPGA, PLD (Programmable Logic Devices), LS-PD-PWM

## I.INTRODUCTION

In recent years, the field of power converters has seen a considerable growth especially in the field of multilevel inverters. Additionally, these advances in semiconductor industrial technology have greatly enabled the processing capacity of voltage and current and the switching speed of the power semiconductor devices to practice the converter forming many applications. While industries face many difficulties in the variable voltage fixed voltage transforms. Therefore, a conversion process DC to DC is obtained from conventional methods[1-11], such as divider potentiometer voltage set a voltage lower than output power, in this case, it results in power losses.

The proposed circuit is capable of producing 15 level output voltage using asymmetric voltage source configuration (binary progression). Also, the comparison table shows that the proposed circuit uses minimum number of components when compared to other conventional circuits. To minimize the Total harmonic distortion, several different techniques such as PWM, LS PWM, LS-PD PWM modulation techniques were adopted for proposed MLI. Results demonstrate that the proposed circuit exhibits better THD by using Multicarrier Level shifting Phase Disposition Pulse Width Modulation technique (MC-LS-PD-PWM). This modulation technique moderately reduced the THD. Further, the research work is extended to compare the performance of the proposed circuit using PI and Fuzzy Logic Controller (FLC). From the simulation results, it is seen that the output of the FLC has minimum THD when compared to the PI controller. Hence, it is concluded that the FLC is more reliable than the PI controller based 15 level inverter fed Induction motor system. Also in this work, the experimental prototype for Three Phase 15 level Multicell Multilevel Inverter was developed using Spartan 3E FPGA board. Further, the LS-PD PWM method was coded for Spartan 3E board using VHDL programming to drive power switches (MOSFET's) of Three Phase 15 level Multicell Multilevel Inverter. Also, the output voltage levels of the Three Phase 15 level Multicell Multilevel Inverter were acquired and stored using digital signal oscillator. The obtained results for Three Phase Multicell Multilevel Inverter were presented in this chapter. Further, the simulation results have been validated with results obtained from developed experimental prototype.

II.15 LEVEL CASCADED MULTI CELL INVERTER

In the proposed 15 level inverter we have three cells connected in cascaded fashion. Here we use asymmetric dc voltages whose voltage levels are given as V for cell 1, 2V for cell 2, 4V for cell 3 etc. Each cell consist of two switches and one isolated DC voltage source.

XXX-X-XXXX-XXXX-X/XX/\$XX.00 ©20XX IEEE





Fig. 2.1 Structure of Proposed Cascaded H-Bridge multi cell 15 level inverter

The output voltages of each cell are added in order to produce multilevel output at the inverters. Their peak to peak voltage available is the addition of all the voltagesources. In our case the peak to peak voltage is 7V. Here, we used voltage of about 40V. So we produce the output voltage of about 280V.

The proposed fifteen -level cascaded multi cell converter, requires three cells which are connected in series as shownin the Figure 3.6. The switching pattern to produce 15 voltage levels is shown in the Figure 3.7.



Output of Auxiliary inverter      Output of Main inverter  
Fig.2.2 Sample outputs of the proposed inverter

Table I

Switching Table for 15 Level Asymmetrical Cascaded Multi cell Converter

Output voltage levels	Main Switches		Auxiliary Switches					
	Q1 & Q4	Q2 & Q3	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>1</sub> '	S <sub>2</sub> '	S <sub>3</sub> '
7V	1	0	1	1	1	0	0	0
6V	1	0	1	1	0	0	0	1
5V	1	0	1	0	1	0	1	0
4V	1	0	1	0	0	0	1	1
3V	1	0	0	1	1	1	0	0
2V	1	0	0	1	0	1	0	1
1V	1	0	0	0	1	1	1	0
0	0	0	0	0	0	0	0	0
-1V	0	1	1	1	0	0	0	1
-2V	0	1	1	0	1	0	1	0
-3V	0	1	1	0	0	0	1	1
-4V	0	1	0	1	1	1	0	0
-5V	0	1	0	1	0	1	0	1
-6V	0	1	0	0	1	1	1	0
-7V	0	1	0	0	0	1	1	1

### A. Modulation techniques and control strategy

The persistence of the modulation technique is to have a smooth transition between the conductive and the nonconductive state. The smooth transition also includes the reduction of the intermediate time (or not). Various modulation techniques have established to reduce harmonics and minimize conduction losses depending on the switching frequency.




Fig.2.3 Modulation Types using switching frequency

### B. Multicarrier Pulse Width Modulation

In particular for multi-level inverter PWM multi-carriers it is easy to create on and off signals to the switches and the output waveform appears next sinus.

There are two types.

1. Phase Shifting PWM
2. Level shifting PWM

In Phase Shifted topology all the carriers are phase shifted with respect to each other. The phase shifting occurs in both positive and negative regions of the reference waveforms. The carriers must have same frequency and amplitude. In Level Shifting topology, all the carriers have different biasing levels with same peak to peak measures and same frequency. The phase of the carrier plays a major role for further classification of LS-PWM

#### a. Level shifted PWM Method

The LSPWM is further classified into three types depending upon the phase of the multicarrier.

- Phase arrangement (PD), all the carriers are arranged in-phase with each other.
- Anti-phase arrangement (POD), all the carrier waveforms above the biasing level are in-phase with each other while the carriers below the biasing level contain the phase difference of 180 degrees with respect to each other.
- Alternate Phase Disposition (APOD), each carrier waveform is in phase with the adjacent carrier by 180 degrees.

#### b. Phase Disposition (PD)

In this work the step of applying on the carrier base the PWM system of the arrangement is used. As a rule, the reference and the carrier waveforms are compared to produce the circuitry signals of the proposed inverter.




Fig.2.4 Phase Disposition (LS-PD-PWM)

Similarly, the inverters with  $N$  levels, requires the  $(N-1)$  triangular signals as carriers. Positive switches  $S_1$  and  $S_4$  use the over-zero bias to generate output voltages  $V_s/2$  and  $V_s$  and the negative switches  $S_2$  and  $S_3$  use the subcarriers below the zero division to generate the output voltages,  $-V_s/2$  and  $-V_s$ .

### C. Design of Conventional Controllers

The PI controller is one of the most reasonable key for a large portion of the mechanical applications. It is the essential controller which utilizes the input component to deliver the controller impact. It figures the mistake between the real esteem and the reference esteem and that blunder is handled through relative and vital pick up to deliver its output. It is prominent as a result of its basic structure and can be effortlessly executed. The control activity law of a PI controller is characterized by the accompanying condition. The PI controller output equation is

$$u(t) = K_p e(t) + K_i \int_0^t e(t) dt$$

Where

$e(t)$  is the computed error

$K_p$  represents the gain value of the proportional controller

$K_i$  represents the gain value of the integral controller.

The proportional gain factor represents the present value of the error. On the off chance that the error is little and negative then the controller output will likewise be little and negative. The vital pick up manages the past estimations of the blunder. In the event that the present value of the controller result is not strong enough in order to optimize the system output then the fundamental error will gather for some particular period, also the integral activity of the controller takes place to produce the optimized system output.

Table II.

Effects of Proportional and Integral Gain

Parameter	Rise Time	Overshoot	Settling time	Steady-state Error	Stability
$K_p$	Decrease	Increase	Small Change	Decrease	Degrade
$K_i$	Decrease	Increase	Increase	Eliminate	Degrade

### D. Design of Fuzzy logic Controllers

A Fuzzy Logic Controller (FLC) purely depends upon the information from its sources and by processing the given information depends upon the set of rules specified by the trainer the essential outputs are produced, and also outlining each of its four fundamental parts: Fuzzification, lead –base, derivation component and defuzzification. Fundamentally Fuzzy Logic is a controller in view of scientific framework which utilizes the simple signs to breakdown the qualities as far as computerized factors as 1 and 0 rely on the rationale of the fuzzy guidelines. The fuzzy tenets 49 depend on the mistake between the genuine and the reference esteem. The rationale relies on upon the error signal.

To implement fuzzy logic technique to a real application requires the Following three steps:

1. **Fuzzification** – change over established information or fresh information into fuzzy information which are represented universally as Membership Functions (MFs)
2. **Process** – consolidate enrollment capacities and views to regulate the fuzzy output
3. **Defuzzification** – utilize diverse techniques in order to ascertain each related output and build a set of values depending upon the information. (Fuzzy table) The Variables error and the change of error are chosen as the information factors to produce the duty cycle of the inverter. The output is used to produce the reference signal of the LS-PD-PWM. Triangular enrollment capacities are chosen for all these procedure. Fuzzy affiliated memory for the proposed framework is referred in the table




Fig.2.5 Internal structure of fuzzy logic controller

Table III.

Fuzzy Rule Base

$\frac{ce}{e}$	NB	NM	NS	ZE	PS	PM	PB
NB	NB	NB	NB	NB	NM	NS	ZE
NM	NB	NB	NB	NM	NS	ZE	PS
NS	NB	NB	NM	NS	ZE	PS	PM
ZE	NB	NM	NS	ZE	PS	PM	PB
PS	NM	NS	ZE	PS	PM	PB	PB
PM	NS	ZE	PS	PM	PB	PB	PB
PB	ZE	PS	PM	PB	PB	PB	PB

### III. MODULE SIMULATION RESULTS OF SINGLE PHASE MULTICELL MULTILEVEL INVERTER

#### A. Single phase Multi cell Multilevel Inverter




Fig. 3.1 Simulink diagram of Single Phase Multi cell Multilevel Inverter

#### B. Control strategy of 15 level multi cell multilevel inverter using LS-PD PWM method




Fig.3.2 Control Strategy using LS-PD-PWM method




Fig.3.3 Single Phase 15 level Output Voltage using LS-PD-PWM method






Fig.3.4 Single phase 15 level Output Current using LS-PD-PWM method




Fig.3.5 THD of Single Phase 15 level Output Voltage using LS-PD-PWM Method




Fig.3.6 Carrier arrangement using LS-PD-PWM method




Fig.3.7 Three Phase 15 level Output Voltage using LS-PD-PWM method




Fig.3.8 Three Phase 15 level Output Current using LS-PD-PWM method




Fig.3.9 THD of Three Phase 15 level Output Voltage using LS-PD-PWM Method




Fig.3.10 Simulink diagram of Three Phase 15 Level Multi cell Multilevel Inverter using PI Controller with LS-PD-PWM method




Fig.3.11 Output Voltage of Three Phase 15 Level Multi cell Multilevel Inverter using PI Controller with LS-PD-PWM method




Fig.3.12 Output Current of Three Phase 15 Level Multi cell Multilevel Inverter using PI Controller with LS-PD-PWM method







Fig.3.13 THD of Three Phase 15 level Output Voltage using PI controller with LS-PD-PWM method



*Fig.3.14 Simulink diagram of Three Phase 15 Level Multicell Multilevel Inverter using Fuzzy Controller with LS-PD-PWM method*



*Fig3.15 Output Voltage of Three Phase 15 Level Multicell Multilevel Inverter using Fuzzy Controller with LS-PD-PWM method*



*Fig.3.16 Output Current of Three Phase 15 Level Multicell Multilevel Inverter using Fuzzy Controller with LS-PD-PWM method*






Fig.3.17 THD of Three Phase 15 level Output Voltage using Fuzzycontroller with LS-PD-PWM method

### C. Comparison of THD with different controllers

The Asymmetrical 15 level cascaded H bridge inverter using PWM technique got the total harmonic distortion value is 19.28% and given to the proposed LS PD PWM pulse instead of PWM pulse, the total harmonic distortion value reduced to 13.52%. It is concluded that the LS PD PWM pulse is suitable for reducing the THD value in multilevel inverter. The research work extended to controller section, an Asymmetrical 15 level cascaded H bridge inverter using LS-PD PWM pulse with closed loop PI controller gives 6.89% total harmonic distortion value. The same configuration inverter using fuzzy controller drastically reduced harmonics in the value of 3.23% is shown in the Figure 5.27.




Fig.3.18 Comparison of THD with different controllers

## IV. FIELD PROGRAMMABLE GATE ARRAY (FPGA)

The greatest and widely recognized FPGA making comprises of a variety of configurable rationale squares (CLBs), Input/output pieces and reconfigurable network of interconnects. CLBs are utilized for acknowledgment of primary rationale in FPGA. It regularly comprises of 4-information Lookup Tables (LUT), multiplexors and flip-flops. LUT is utilized for acknowledgment of combinational rationale. It is a 16-bit configurable memory which is able to understand every one of the 4-input mix intelligent capacities. The yield of the LUT can be enrolled to acknowledge consecutive capacities.

In present day FPGAs are likewise CLBs with more than 4 inputs incorporated. Multiplexors in CLB can be additionally utilized for acknowledgment of rationale capacity with more than 4 inputs, they permit join yields of LUTs. CLBs are utilized for acknowledgment of primary rationale in FPGA. It normally comprises of 4-information Lookup Tables (LUT), multiplexers and flip-flops.

LUT is utilized for acknowledgment of combinational rationale. It is a 16-bit configurable memory which is proficient to understand every one of the 4-input mix intelligent capacities. The yield of the LUT can be enrolled to acknowledge consecutive capacities. In current FPGAs there are additionally CLBs with more than 4 inputs incorporated. Multiplexors in CLB can be likewise utilized for acknowledgment of rationale capacity with more than 4 inputs, they permit stacked to the SRAM before the begin of the FPGA work. It builds boot-time and power utilization.

Nonvolatile FPGAs utilize anti fuses or some sort of nonvolatile memory (FLASH, EEPROM). This arrangement gives the upsides of lower power utilization and higher imperviousness to radiation. Close to essential pieces portrayed above, there are likewise some others square incorporated in a large portion of the FPGAs. Delay-Locked Loops are utilized for clock flag era. They synchronize check motion in entire FPGA and can be likewise utilized as clock divider or multiplier. In some application is important to utilize a considerable measure of memory.

In these cases, there are Block RAMs coordinated in FPGA. Square RAM is normally a double port RAM with free control signals for each port. Since FPGAs are broadly utilized for DSP applications, there are multipliers, adders with Carry chain engineering, MAC units and so on incorporated in some FPGAs to expand speed of calculation. The principle preferred

standpoint of DSP processor in examination with FPGA is a basic usage. DSP processor can be program in constructing agent or C dialect. Then again the calculation execution is as yet constrained by the design of DSP processor and program acknowledgment.

#### V. EXPERIMENTAL RESULTS

The output results obtained from experimental prototype of Three Phase 15 Level Multi cell Multilevel Inverter using PI and Fuzzy Controllers with LS-PD-PWM method is shown in figure 4.1. Fig.4.2 shows the Experimental Output Voltages Three Phase 15 Level Multi cell Multilevel Inverter using PI Controller with LS-PD-PWM Method. Fig.4.3 shows the Experimental Output Voltages Three Phase 15 Level Multi cell Multilevel Inverter using Fuzzy Controller with LS-PD-PWM Method. Fig.4.4 shows the Switching Waveforms of single leg 15 Level Multi cell Multilevel Inverter (a) Switch S1 & S2 (b) Switch S3 & S4 (c) Switch S5 & S6. Fig.4.5 shows the THD of Three Phase 15 level Multi cell Multilevel Inverter using PI Controller with LS-PD-PWM method. Fig.4.6 shows the THD of Three Phase 15 level Multi cell Multilevel Inverter using FUZZY Controller with LS-PD-PWM method. It is seen that the THD values of developed prototype of Three Phase 15 Level Multi cell Multilevel Inverter is highly correlated with obtained simulation results.




Fig. 4.1 Experimental Setup Three Phase 15 Level Multi cell Multilevel Inverter using PI and Fuzzy Controller with LS-PD-PWM Method




Fig.4.2. Experimental Output Voltages Three Phase 15 Level Multicell Multilevel Inverter using PI Controller with LS-PD-PWM Method




Fig.4.3 Experimental Output Voltages Three Phase 15 Level Multi cell Multilevel Inverter using Fuzzy Controller with LS-PD-PWM Method




Fig. 4.4 Switching Waveforms of single leg 15 Level Multicell Multilevel Inverter (a) Switch S1 & S2 (b) Switch S3 & S4 (c) Switch S5 & S6



Fig.4.5 THD of Three Phase 15 level Multi cell Multilevel Inverter using PI Controller with LS-PD-PWM method




Fig.4.6 THD of Three Phase 15 level Multicell Multilevel Inverter using FUZZY Controller with LS-PD-PWM method

## V. CONCLUSION

The scope of this work is to design a circuit with reduced number of semiconductor devices. Further, the total of 10 switches for single phase was built. The proposed circuit is capable of producing 15 level output voltage using asymmetric voltage source configuration (binary progression). Also, the comparison table shows that the proposed circuit uses minimum number of components when compared to other conventional circuits. To minimize the total harmonic distortion, several different techniques such as PWM, LS PWM, LS-PD PWM modulation techniques were adopted for proposed MLI. Results demonstrate that the proposed circuit exhibits better THD by using Multicarrier Level shifting Phase Disposition Pulse Width Modulation technique (MC-LS-PD-PWM). This modulation technique moderately reduced the THD. Further, in this work is extended to compare the performance of the proposed circuit using PI and Fuzzy Logic Controller (FLC) by simulation and FPGA based implementation. From the simulation and FPGA based implementation results, it is seen that the output of the FLC has minimum THD when compared to the PI controller. Hence, it is concluded that the FLC is more reliable than the PI controller based 15 level inverter system.

## References

1. M.Murugesan, K.Ramani and S.Thangavel, "A Hybrid Multilevel Inverter with Reduced Number of Switches for Induction Motor Drive" in *African Journal of Scientific Research* Vol. 4, No. 1 (2011).
2. M.Murugesan, R.Sakthivel, E.Muthukumaran and R.Sivakumar, "Sinusoidal PWM Based Modified Cascaded Multilevel Inverter" in *International Journal Of Computational Engineering Research (IJCER)*, Mar-Apr 2012, Vol. 2, No.2.
3. Rokan Ali Ahmed, S. Mekhilef and Hew Wooi Ping, "New multilevel inverter topology with reduced number of Switches" in *14th International Middle East Power Systems Conference (MEPCON'10)*, Cairo University, Egypt, December 2010.
4. Hitesh Kumar Lade, Preeti Gupta and Amit Shrivastava, "Modelling and Simulation of Three-phase Induction Motor Fed by an asymmetrically Configured Hybrid Multilevel Inverter" in *International Journal Of Engineering And Computer Science*, December 2013, Vol.2, No. 12.
5. J.I.Jithin and A.Benueel sathish raj, "A New Topology For A Single Phase 21 Level Multi Level Inverter Using Reduced Number Of Switches" in *International Journal of Engineering Research & Technology (IJERT)*, Vol. 2, No.2, February 2013.
6. Dhaval Patel, Himanshu, N. Chaudhari, Hina Chandwani and Anand Damle, "Analysis and Simulation of Asymmetrical Type Multilevel Inverter using Optimization Angle Control Technique" in *International Journal of Advanced Electrical and Electronics Engineering*, (IJAE), Vol.1, No. 3, 2012.
7. G. Mahalakshmi and P. Jeyalakshmi, "Analysis of 31 level cascade inverter using MATLAB" in *International Journal of Advances in Engineering & Technology (IJAET)*, November 2013, Vol.6, No. 5.
8. Kim, and Sun-Soon Park, "A Multilevel Soft-Switching Inverter with Inductor Coupling", *IEEE Transactions on Industry Applications*, Vol. 37, No. 2, MARCH/APRIL 2001, pp. 628.
9. Feel-Soon Kang, Sung-Jun Park, Man Hyung Lee, and Cheul-U Kim, "An Efficient Multilevel-Synthesis Approach and Its Application to a 27-Level Inverter", *IEEE Transactions on Industrial Electronics*, Vol. 52, No. 6, December 2005, pp 1600.
10. Feel-Soon Kang, Sung-Jun Park, Man Hyung Lee, and Cheul-U Kim, "An Efficient Multilevel-Synthesis Approach and Its Application to a 27-Level Inverter", *IEEE Transactions on Industrial Electronics*, Vol. 52, No. 6, December 2005, pp 1600.
11. Yu Liu, Alex Q. Huang, Wenchao Song, Subhashish Bhattacharya, and Guojun Tan, "Small-Signal Model-Based Control Strategy for Balancing Individual DC Capacitor Voltages in Cascade Multilevel Inverter-Based STATCOM", *IEEE Transactions on Industrial Electronics*, Vol. 56, No. 6, June 2009, pp. 2259